EasyManua.ls Logo

Skyworks Si5341 - User Manual

Skyworks Si5341
111 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Loading...
Si5341, Si5340 Rev D Family Reference
Manual
Ultra Low Jitter, Any-Frequency, Any Output Clock Generator:
Si5341, Si5340 Rev D Family Reference Manual
The Si5341/40 Clock Generators combine MultiSynth™ technologies to enable any-
frequency clock generation for applications that require the highest level of jitter
performance. These devices are programmable via a serial interface with in-circuit
programmable nonvolatile memory (NVM) ensuring power up with a known frequency
configuration.
RELATED DOCUMENTS
Si5341/0 Data Sheet
Si5341/0 Device Errata
Si5341/0 -EVB User Guide
Si5341/0 -EVB Schematics, BOM &
Layout
IBIS models
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com
1 Rev. 1.3 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • July 26, 2021 1

Table of Contents

Question and Answer IconNeed help?

Do you have a question about the Skyworks Si5341 and is the answer not in the manual?

Summary

Overview

Work Flow Expectations with ClockBuilder Pro and the Register Map

Explains using ClockBuilder Pro and register map for device configuration.

Family Product Comparison

Compares different family members of the clock generator.

Available Software Tools and Support

Lists available software tools and support resources for the device.

Functional Description

Dividers

Details the five classes of dividers within the Si5341/40.

Powerup and Initialization

Reset and Initialization

Describes the device power-up and initialization sequence and reset types.

NVM Programming

Explains the process of programming non-volatile memory.

Clock Inputs

Inputs on XA;XB

Details crystal and clock input configurations for XA/XB pins.

Clock Inputs on IN2, IN1, IN0

Describes single-ended or differential clock inputs on IN2, IN1, IN0 pins.

Unused Inputs

Explains how to handle and disable unused input pins.

Reference Input Selection (IN0, IN1, IN2, XA;XB)

Covers selecting the active clock input via pins or register.

Fault Monitoring

Details fault indicators for loss of signal and loss of lock for the PLL.

Output Clocks

Outputs

Describes the differential and LVCMOS output capabilities of Si5341/40.

Performance Guidelines for Outputs

Provides guidelines for minimizing crosstalk and optimizing output jitter.

Output Signal Format

Details programmable output signal formats like LVDS, LVPECL, HCSL, and LVCMOS.

Output Crosspoint

Explains how N dividers connect to R dividers and output drivers.

Zero Delay Mode

Describes the zero delay mode for consistent input-to-output delay.

Digitally Controlled Oscillator (DCO) Modes

Using the N Dividers for DCO Applications

Explains digital control of N dividers for real-time frequency changes.

Using the M Divider for DCO Applications

Details using the M divider for small frequency changes in ppm.

Dynamic PLL Changes

Revisions B and A

Outlines special write sequences for dynamic PLL changes in older revisions.

Revision D

Details preamble and postamble values for Revision D and later devices.

Serial Interface

I2 C Interface

Describes the I2C serial interface operation and configuration.

SPI Interface

Details the SPI serial interface operation and configurations.

Field Programming

Recommended Crystals and External Oscillators

Crystal and Device Circuit Layout Recommendations

64-Pin QFN Si5341 Layout Recommendations

Provides layout guidelines for the 64-pin Si5341 device.

44-Pin QFN Si5340 Layout Recommendations

Details layout recommendations for the 44-pin Si5340 device.

Power Management

Power Management Features

Lists features for powering down functions to minimize consumption.

Power Supply Recommendations

Offers recommendations for power supply filtering and capacitors.

Grounding Vias

Emphasizes proper grounding for electrical and thermal performance.

Power Supply Sequencing

Explains the importance of power supply sequencing for phase-aligned outputs.

Base vs. Factory Preprogrammed Devices

“Base” Devices (Also Known as “Blank” Devices)

Describes "base" devices that require configuration for operation.

Factory Preprogrammed (Custom OPN) Devices

Explains factory-programmed devices with custom OPNs.

Register Map

Register Map Overview and Default Settings Values

Provides an overview of register pages and default settings.

Si5341 Register Map

Lists register map details specific to the Si5341 device.

Si5340 Registers

Lists register map details specific to the Si5340 device.

Appendix-Setting the Differential Output Driver to Non-Standard Amplitudes

Revision History

Skyworks Si5341 Specifications

General IconGeneral
Number of Outputs4
Package TypeQFN
Package32-pin QFN
Operating Temperature Range-40°C to 85°C
CategoryClock Generator
Power Supply Voltage3.3 V
Output FormatLVPECL

Related product manuals