EasyManua.ls Logo

Sony MDS-JB930 - IC Pin Function Descriptions (BD Board Continued); BD Board IC121 CXD2656 R Pin Functions

Sony MDS-JB930
74 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
55
BD BOARD IC121 CXD2656R
Pin No. Pin Name I/O Description
1 MNT0 (FOK) O
Focus OK signal output to the system controller (IC800)
“H” is output when focus is on (“L”: NG)
2 MNT1 (SHOCK) O
Track jump detection signal output to the system controller (IC800)
3 MNT2 (XBUSY) O
Busy monitor signal output to the system controller (IC800)
4 MNT3 (SLOCK) O
Spindle servo lock status monitor signal output to the system controller (IC800)
5 SWDT I
Writing serial data signal input from the system controller (IC800)
6 SCLK I (S)
Serial data transfer clock signal input from the system controller (IC800)
7 XLAT I (S)
Serial data latch pulse signal input from the system controller (IC800)
8 SRDT O (3)
Reading serial data signal output to the system controller (IC800)
9 SENS O (3)
Internal status (SENSE) output to the system controller (IC800)
10 XRST
I (S)
Reset signal input from the system controller (IC800) “L”: reset
11
SQSY O
Subcode Q sync (SCOR) output to the system controller (IC800)
“L” is output every 13.3 msec Almost all, “H” is output
12
DQSY O
Digital In U-bit CD format subcode Q sync (SCOR) output to the system controller (IC800)
“L” is output every 13.3 msec Almost all, “H” is output
13 RECP I
Laser power selection signal input from the system controller (IC800)
“L”: playback mode, “H”: recording mode
14 XINT O Interrupt status output to the system controller (IC800)
15 TX I
Recording data output enable signal input from the system controller (IC800)
Writing data transmission timing input (Also serves as the magnetic head on/off output)
16 OSCI I System clock signal (45.158 MHz) input terminal
17 OSCO O System clock signal (512Fs=22.5792 MHz) output terminal Not used (open)
18 XTSL I
Input terminal for the system clock frequency setting
“L”: 45.1584 MHz, “H”: 22.5792 MHz (fixed at “H” in this set)
19 DIN0 I
Digital audio signal input terminal when recording mode (for digital optical input or digital
coaxial input)
20
DIN1 I Digital audio signal input terminal when recording mode Not used (fixed at “L”)
21
DOUT O
Digital audio signal output terminal when playback mode (for digital optical output or digital
coaxial output)
22
DATAI I Serial data input terminal Not used (fixed at “L”)
23
LRCKI I L/R sampling clock signal (44.1 kHz) input terminal Not used (fixed at “L”)
24
XBCKI I Bit clock signal (2.8224 MHz) input terminal Not used (fixed at “L”)
25
ADDT I Recording data input from the A/D converter (IC100)
26
DADT O Playback data output to the D/A converter (IC200)
27
LRCK O
L/R sampling clock signal (44.1 kHz) output to the A/D converter (IC100) and D/A converter
(IC200)
28
XBCK O Bit clock signal (2.8224 MHz) output to the A/D converter (IC100) and D/A converter (IC200)
29 FS256 O
Clock signal (11.2896 MHz) output terminal Not used (open)
30 DVDD Power supply terminal (+3.3V) (digital system)
31 to 34
A03 to A00 O Address signal output to the D-RAM (IC124)
35
A10 O
Address signal output to the external D-RAM Not used (open)
36 to 40
A04 to A08 O Address signal output to the D-RAM (IC124)
41 A11 O
Address signal output to the external D-RAM Not used (open)
42 DVSS Ground terminal (digital system)
43 XOE O Output enable signal output to the D-RAM (IC124) “L” active
* I (S) stands for schmitt input, I (A) for analog input, O (3) for 3-state output, and O (A) for analog output in the column I/O.
(DIGITAL SIGNAL PROCESSOR, DIGITAL SERVO PROCESSOR, EFM/ACIRC ENCODER/DECODER,
SHOCK PROOF MEMORY CONTROLLER, ATRAC ENCODER/DECODER)

Other manuals for Sony MDS-JB930

Related product manuals