Need help?Do you have a question about the Xilinx LogiCORE IP Spartan-6 and is the answer not in the manual?
General| Device Family | Spartan-6 |
|---|---|
| Maximum Data Rate | 3.2 Gbps |
| Number of Transceivers | Up to 8 |
| Supported Protocols | Gigabit Ethernet |
| Power Supply | 1.0V, 1.2V, 2.5V, 3.3V |
| Operating Temperature | Commercial, Industrial |
| Product Name | LogiCORE IP Spartan-6 FPGA Integrated Serial Transceivers |
Provides instructions on how to install the Spartan-6 FPGA GTP Transceiver Wizard using the CORE Generator tool.
Details the procedure to verify that the Spartan-6 FPGA GTP Transceiver Wizard has been successfully installed.
Guides users through setting up a project, including creating directories and configuring project options.
Explains how to set project options, including selecting the target device and package.
Provides instructions for generating an example GTP transceiver wrapper core with default values.
Allows selection of component name and determination of GTP transceiver placement and reference clock source.
Specifies line rate, clock frequency, encoding, decoding, and data width for the transceiver.
Provides selections for 8B/10B-specific optional ports to be available in the wrapper.
Sets parameters for latency, buffering, and clocking of the transmitter and receiver, including RX comma alignment.
Configures the RX comma detection and alignment logic, detailing comma patterns and alignment options.
Allows setting preemphasis, termination, and equalization options for the GTP transceivers.
Configures options for RX out-of-band signal, PRBS detector, and loss of sync state machine.
To Next Page
