EasyManua.ls Logo

Zynq UltraScale+ - Default Chapter; Revision History

Zynq UltraScale+
70 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RFSoC Data Converter Evaluation Tool User Guide 2
UG1287 (v2018.2) October 1, 2018 www.xilinx.com
Revision History
The following table shows the revision history for this document.
Section Revision Summary
10/01/2018 Version 2018.2
DAC Data Flow Added information about feeding data to the RF-DAC.
Streaming MUX Added channel control selection information.
GPIO Selection Replaced Table 3-2.
Application Flow Added DDR and BRAM selection information and
information to start DMA.
DAC Flow for PL DDR Added this section.
Example Commands and Responses Added commands to Table A-1.
08/14/2018 Version 2018.2
Initial Xilinx release N/A
Send Feedback