EasyManua.ls Logo

ABB Relion 670 series - Page 977

ABB Relion 670 series
1432 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
15.7.3.1 Function block
GUID-04AA5209-B919-4161-A585-336CE9618A89 v2
INDEXTSPQT
SI_IN* SI_OUT
TIME
BLOCKED
SUBST
INVALID
TEST
IEC14000067-1-en.vsd
IEC14000067 V1 EN-US
Figure 504: INDEXTSPQT function block
15.7.3.2 Signals
GUID-4543C4C9-FAE2-4328-8DE2-4A5756A020E9 v1
PID-3821-INPUTSIGNALS v2
Table 651: INDEXTSPQT Input signals
Name Type Default Description
SI_IN BOOLEAN 0 Single indication
PID-3821-OUTPUTSIGNALS v2
Table 652: INDEXTSPQT Output signals
Name Type Description
SI_OUT BOOLEAN Single indication
TIME GROUP SIGNAL Timestamp of input
BLOCKED BOOLEAN Blocked for update
SUBST BOOLEAN Substituted
INVALID BOOLEAN Invalid value
TEST BOOLEAN Testmode
15.7.3.3 Technical data
GUID-C1E61AE5-22CF-4198-97CF-8C8043EE96D2 v1
Table 653: Number of INDEXTSPQT instances
Logic block Quantity with cycle time
3 ms 8 ms 100 ms
INDEXTSPQT - 10 10
15.7.4 Invalid logic function block INVALIDQT
GUID-66C6DCEE-1F0E-4EB8-9ADB-97F8B41E53DF v3
Component which sets quality invalid of outputs according to a "valid" input.
The values of the input signals INPUTx (where 1<x<16) are copied to the outputs OUTPUTx (where
1<x<16). If the input VALID is 0 or if its quality bit is set invalid, all outputs OUTPUTx (where
1<x<16) quality bit will be set to invalid. The time stamp of any output OUTPUTx (where 1<x<16)
will be set to the latest time stamp of any input and the input VALID.
1MRK 502 066-UUS B Section 15
Logic
971
Technical manual

Table of Contents

Other manuals for ABB Relion 670 series

Related product manuals