EasyManua.ls Logo

Alinx ARTIX-7 - Page 40

Alinx ARTIX-7
51 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
ARTIX-7 FPGA Development Board AX7101 User Manual
40 / 51
www.alinx.com
Figure 3-3-2: SFP interfaces on the Carrier Board
The 1
st
fiber interface FPGA pin assignment is as follows:
Signal Name
FPGA PIN
Description
SFP1_TX_P
B4
SFP1 Data Transfer (Positive)
SFP1_TX_N
A4
SFP1 Data Transfer (Negative)
SFP1_RX_P
B8
SFP1 Data Receiver (Positive)
SFP1_RX_P
A8
SFP1 Data Receiver (Negative)
SFP1_TX_DIS
A15
SFP1 Optical Transfer Disable, active high
SFP1_LOSS
B15
SFP1 Optical LOSS, High level means no light
signal is received