Feasa ICT Series

FEASA LED ANALYSER
ICT VERSION
Synchronous Serial Mode
Step-by Step Sequence for LED Analyser Capture con'td
11. Receive Response
- Set Clock_in to 1 and 0 repeat [8] times to clock in each bit
- Read back 8 bits after each falling edge of the clock
- (0xD5 is positive response and 0xEE is error response)
12. Check that RyBy_bar is low
Capture Times Synchronous Mode – non PWM Leds
Range Capture Time
Range 1 low 650ms
Range 2 medium 200ms
Range 3 high 22ms
Range 4 super 4ms
Range 5 ultra 2ms
Auto Range 350ms
These are the maximum Capture Times for each range.
Back to Index
41