EasyManuals Logo

Ingenico iCT220 Technical Manual

Ingenico iCT220
36 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #9 background imageLoading...
Page #9 background image
Technical Manual ICT220 9/36
Copyright © 2009 Ingenico All rights reserved
NOTE: "LLT" and "TMS" solutions are described in the section "Software downloading".
1.2.2.3. User design
The product has to be activated before any use. Once activated, the terminal is operational.
Activation enables:
software downloading,
product security.
1.2.2.4. Standards
Compliance with international specifications for:
PCI PED 2.0 (Payment Card Industry Pin Entry Device)
On-line / off-line PIN
DUKPT, MK/SK, Fixed Key
EMV Level 1
Version 4.0 - December 2000
EMV Level 2
Version 4.2 - June 2008
1.2.3. The isolation mechanism by electronic locking system
Isolation
Read/write isolation is obtained by USER confinement in the application memory space.
Inter-software isolation is controlled by an MMU (Memory Management Unit).
MMU features
Hardware protection;
Complete inter-software protection (read/write);
Code protection.
Inviolable memory protection
The controller checks each access to the memory.
The OS is inviolable and protected
The Processor distinguishes two execution worlds:
USER world: software domain.
SUPERVISOR world: OS domain.
No software running in the USER world can access the SUPERVISOR world.
This exclusion mechanism is ensured by the processor itself.
Therefore the OS is inviolable, even in the case of an application bug. This system inviolability
ensures that the isolation mechanism supervised by the OS always remains operational.

Other manuals for Ingenico iCT220

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Ingenico iCT220 and is the answer not in the manual?

Ingenico iCT220 Specifications

General IconGeneral
Weight325 g
Display128 x 64 pixels
ConnectivityEthernet
Card ReadersMagnetic stripe
SecurityPCI PTS 3.x certified
ProcessorARM9 32-bit RISC processor

Related product manuals