EasyManua.ls Logo

Microchip Technology Microsemi miSLIC Le9642 - System Description; Module Features; System Features; Additional Le9642 Device Features

Microchip Technology Microsemi miSLIC Le9642
47 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
ZLR964222L Line Module User Guide
11
Microsemi Corporation Confidential and Proprietary
3.0 System Description
3.1 Module Features
The ZLR964222L line module features one Le9642 miSLIC
TM
Subscriber Line Interface Device, a programmable
shared buck-boost ABS switching regulator circuit, line interface, and protection components. The Le9642
combines two-channel SLIC and SLAC functionality into a thermally-enhanced 48-QFN 7x7 mm package. The
module plugs into the ZTAP board using the SM2 interface. System communications is performed over Microsemi’s
reduced pin count ZSI interface. The ZSI interface is supported many leading SoCs.
3.2 System Features
The ZLR964222L line module includes an onboard EEPROM programmed with a Module ID ROM (MID) that
provides a default set of VP-API-II profiles for use with the board and which are automatically accessed by ZTAP.
The two FXS lines are configured for FXS_LOW_PWR termination types and the individual profiles used in the
MIDs on the ZLR964222L were created using Profile Wizard 2.9.0 and are available from Microsemi in the following
files:
ZLR964222L_SM2_LITE_Rev2_9.VPW (for the ZLR964222L Module)
This file contains the following profiles:
Device Profile for Microsemi ZTAP demonstration platform and configured the shared buck-boost power
supply.
AC Profile providing narrow band 600 AC transmission with -6 dBr receive and 0 dBr transmit levels.
DC Profile with feed coefficients set for a calibrated 23 mA active mode loop current limit (ILA), and 48 V
open circuit voltage (VOC).
Ringing Profiles configured for sinusoidal ringing at 70 V
PK
(50 V
RMS)
3.3 Additional Le9642 Device Features
Complete BORSCHT function for two FXS telephone channels.
Option for narrowband, 300 Hz - 3.4 kHz or wideband 50 Hz - 7 kHz operation, selectable on a per-channel
basis.
Integrated power management using on-chip switching regulator controller.
Internal balanced ringing up to 85 V
PK
capable of supporting up to 5 REN loads.
Capable of sinusoidal or trapezoidal ringing.
4 Wire ZSI digital interface.
Supervision ADC for advanced power optimization and testing.
Worldwide programmability.
G.711 a-law / µ-law, or 16-bit linear coding.
Powerful signal generators with support for worldwide call progress tones, howler, and caller ID.
Subscriber loop test/self-test support with VeriVoice test suite software.

Table of Contents

Related product manuals