EasyManua.ls Logo

NXP Semiconductors MCX-N9 EVK Series - Page 11

NXP Semiconductors MCX-N9 EVK Series
51 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
NXP Semiconductors
UM12036
MCX-N9XX-EVK Board User Manual
Part
identifier
Jumper type Description Reference section
MCX-N9XX-EVK
schematic
JP43 1x3 pin header PMIC reset
Pin 1-2 shorted (default setting): PMIC reset is supported
through the SW5 push button
Pin 2-3 shorted: PMIC reset is supported through the SW1
(MCU reset) button
Section 2.1
JP44 1x3 pin header P3V3 source selection
Pin 1-2 shorted (default setting): ADM7172 LDO is
selected for P3V3 output
Pin 2-3 shorted: PCA9420 PMIC LDO2 is selected for
P3V3 output
Section 2.1
JP45 2x3 pin header Pin 1-2 shorted (default setting): VDD_P4 is sourced
from a P3V3 power supply
Pin 2-3 shorted: VDD_P4 is sourced from P1V8 supply
Note: If VDD_P4 is sourced from P3V3 while MCU_PWR
is sourced by P1V8, P3V3 MUST be sourced from PMIC
LDO2_OUT.
Section 2.1.1
JP46, JP41 1x2 pin header P1V8 source selection
JP46 pin 1-2 shorted (default setting): PCA9420 PMIC
SW2 is selected for P1V8 output
JP41 pin 1-2 shorted: PCA9420 PMIC LDO1 is selected
for P1V8 output
Section 2.1
JP47 1x3 pin header Pin 1-2 shorted (default setting): VDD_P2 is sourced
from a P3V3 power supply
Pin 2-3 shorted: VDD_P2 is sourced from P1V8 supply
Note: If VDD_P2 is sourced from P3V3 while MCU_PWR
is sourced by P1V8, P3V3 MUST be sourced from PMIC
LDO2_OUT.
Section 2.1.1
JP48 1x2 pin header P1V1 output
Pin 1-2 shorted (default setting): PCA9420 PMIC SW1 is
selected for P1V1 output
Section 2.1
JP49 1x2 pin header ISP mode enable/disable
Open (default setting): Normal operation
Shorted: ISP mode
Section 1.7
JP50 1x2 pin header Ethernet PHY clock input selection
Pin 1-2 open: Enables crystal oscillator (Y7) to output 50
MHz clock to Ethernet PHY (LAN8741)
Pin 1-2 shorted (default setting): Disables the crystal
oscillator (Y7) and allows the target MCU to provide a 50
MHz reference clock to Ethernet PHY (LAN8741) through
P1_4/ENET0_TXCLK
Section 2.6
JP51 1x2 pin header Controls the enabling/disabling of the USB power switch
(U26)
Open: Disconnects pull-up resistor from P0_11/USB0_ID
Shorted (default setting): Connects pull-up resistor
to P0_11/USB0_ID for enabling USB FS mode in case
P0_11 is used for another function
Section 2.3
Table 3. MCX-N9XX-EVK jumpers...continued
UM12036 All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved.
User manual Rev. 1 — 20 January 2024
11 / 51

Related product manuals