Texas Instruments bq78350-R1

www.ti.com Permanent Failure Configuration
33
SLUUBD3D–September 2015–Revised September 2018
Submit Documentation Feedback
Copyright © 2015–2018, Texas Instruments Incorporated
Permanent Fail
Class Subclass Name Format
Size in
Bytes
Min Max Default Unit
Settings
Permanent
Failure
Enabled PF
A
Hex 1 0x00 0xFF 0x00 —
7 6 5 4 3 2 1 0
DFETF CFETF VIMR SOT SOCD SOCC SOV SUV
DFETF (Bit 7): Discharge FET
1 = Enabled
0 = Disabled (default)
CFETF (Bit 6): Charge FET
1 = Enabled
0 = Disabled (default)
VIMR (Bit 5): Voltage imbalance at rest
1 = Enabled
0 = Disabled (default)
SOT (Bit 4): Safety Overtemperature Cell
1 = Enabled
0 = Disabled (default)
SOCD (Bit 3): Safety Overcurrent in Discharge
1 = Enabled
0 = Disabled (default)
SOCC (Bit 2): Safety Overcurrent in Charge
1 = Enabled
0 = Disabled (default)
SOV (Bit 1): Safety overvoltage
1 = Enabled
0 = Disabled (default). This feature cannot be stopped from turning the appropriate FETs OFF
as this is a hardware feature of the companion AFE.
SUV (Bit 0): Safety undervoltage
1 = Enabled
0 = Disabled (default). This feature cannot be stopped from turning the appropriate FETs OFF
as this is a hardware feature of the companion AFE.
Class Subclass Name Format
Size in
Bytes
Min Max Default Unit
Settings
Permanent
Failure
Enabled PF
B
Hex 1 0x00 0xFF 0x00 —