Texas Instruments TMS320F28069

0,ValueDigital =
V0inputwhen £
VV
V
VoltageAnalogInput
4096ValueDigital
REFLOREFHI
REFLO
-
-
´=
V
inputV0when
REFHI
<<
4095,ValueDigital =
V
inputwhen
REFHI
³
0,ValueDigital =
V0inputwhen £
3.3
V
VoltageAnalogInput
4096ValueDigital
REFLO
-
´=
V3.3inputV0when <<
4095,ValueDigital =
V3.3inputwhen ³
83
TMS320F28069 , TMS320F28068 , TMS320F28067 , TMS320F28066
TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062
www.ti.com SPRS698F –NOVEMBER 2010–REVISED MARCH 2016
Submit Documentation Feedback
Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065
TMS320F28064 TMS320F28063 TMS320F28062
Detailed DescriptionCopyright © 2010–2016, Texas Instruments Incorporated
6.9.2.1 Analog-to-Digital Converter (ADC)
6.9.2.1.1 Features
The core of the ADC contains a single 12-bit converter fed by two sample-and-hold circuits. The sample-
and-hold circuits can be sampled simultaneously or sequentially. These, in turn, are fed by a total of up to
16 analog input channels. The converter can be configured to run with an internal bandgap reference to
create true-voltage based conversions or with a pair of external voltage references (V
REFHI
/V
REFLO
) to
create ratiometric-based conversions.
Contrary to previous ADC types, this ADC is not sequencer-based. The user can easily create a series of
conversions from a single trigger. However, the basic principle of operation is centered around the
configurations of individual conversions, called SOCs, or Start-Of-Conversions.
Functions of the ADC module include:
• 12-bit ADC core with built-in dual sample-and-hold (S/H)
• Simultaneous sampling or sequential sampling modes
• Full range analog input: 0 V to 3.3 V fixed, or V
REFHI
/V
REFLO
ratiometric. The digital value of the input
analog voltage is derived by:
– Internal Reference (V
REFLO
= V
SSA
. V
REFHI
must not exceed V
DDA
when using either internal or
external reference modes.)
– External Reference (V
REFHI
/V
REFLO
connected to external references. V
REFHI
must not exceed V
DDA
when using either internal or external reference modes.)
• Up to 16-channel, multiplexed inputs
• 16 SOCs, configurable for trigger, sample window, and channel
• 16 result registers (individually addressable) to store conversion values
• Multiple trigger sources
– S/W – software immediate start
– ePWM 1–8
– GPIO XINT2
– CPU Timer 0, CPU Timer 1, CPU Timer 2
– ADCINT1, ADCINT2
• 9 flexible PIE interrupts, can configure interrupt request after any conversion