Xilinx SP605 User Manual

18 www.xilinx.com SP605 Hardware User Guide
UG526 (v1.9) February 14, 2019
Chapter 1: SP605 Evaluation Board
R3 MEM1_DQ0 G2 DQ6
R1 MEM1_DQ1 H3 DQ4
P2 MEM1_DQ2 E3 DQ0
P1 MEM1_DQ3 F2 DQ2
L3 MEM1_DQ4 H7 DQ7
L1 MEM1_DQ5 H8 DQ5
M2 MEM1_DQ6 F7 DQ1
M1 MEM1_DQ7 F8 DQ3
T2 MEM1_DQ8 C2 DQ11
T1 MEM1_DQ9 C3 DQ9
U3 MEM1_DQ10 A2 DQ13
U1 MEM1_DQ11 D7 DQ8
W3 MEM1_DQ12 A3 DQ15
W1 MEM1_DQ13 C8 DQ10
Y2 MEM1_DQ14 B8 DQ14
Y1 MEM1_DQ15 A7 DQ12
H2 MEM1_WE_B L3 WE_B
M5 MEM1_RAS_B J3 RAS_B
M4 MEM1_CAS_B K3 CAS_B
L6 MEM1_ODT K1 ODT
K4 MEM1_CLK_P J7 CLK_P
K3 MEM1_CLK_N K7 CLK_N
F2 MEM1_CKE K9 CKE
N3 MEM1_LDQS_P F3 LDQS_P
N1 MEM1_LDQS_N G3 LDQS_N
V2 MEM1_UDQS_P C7 UDQS_P
V1 MEM1_UDQS_N B7 UDQS_N
N4 MEM1_LDM E7 LDM
P3 MEM1_UDM D3 UDM
E3 MEM1_RESET_B T2 RESET_B
Table 1-5: DDR3 Component Memory Connections (Cont’d)
U1 FPGA
Pin
Schematic Net Name
Memory U42
Pin Number Pin Name

Xilinx SP605 Specifications

General

Brand	Xilinx
Model	SP605
Category	Motherboard
Language	English