Do you have a question about the Xilinx Virtex-6 FPGA and is the answer not in the manual?
Technology | 40nm |
---|---|
Clock Data Recovery (CDR) | Integrated |
Logic Cells | Up to 760, 000 |
I/O Pins | Up to 1200 |
Transceiver Features | Pre-emphasis, equalization |
Transceiver Protocol Support | PCIe, SATA, Ethernet, CPRI, OBSAI, Serial RapidIO |
Power Consumption | Varies by model and configuration |
Transceiver Type | Multi-Gigabit Transceivers (RocketIO GTP/GTX) |