Yamaha QL5 - CPLD (Bus Control), MEMORY, E-BUS HOST 002

QPONMLKJ I HGFEDCB A
1
2
3
4
5
6
7
8
9
10
11
12
18
QL5/QL1
CPUQL 002 CIRCUIT DIAGRAM (QL5/QL1)
CPUQL 002 CIRCUIT DIAGRAM (QL5/QL1)
28CC1-2001130915-2
1
XX : Not installed
（未実装）
CPLD (Bus Control), MEMORY, E-BUS HOST
XX
XX
XX
XX
XX
XX
XX
XX
XX
CPU
CLOCK BUFFER
CPLD
I2C-BUS
CONTROLLER
MRAM
1M
FLASH ROM 512M
PROGRAM