Digigram VX222v2 - Appendices; Schematic Diagram

D i g i g r a m
28
APPENDICES
SCHEMATIC DIAGRAM
PCI BUS
AES/EBU IN
DAC
Level adjust
TRANSMIT
AES/EBU OUT
CLOCK
GENERATION
DSP
INTERFACE
XTAL
GPIO
CONTROL
GP OUT
GP IN
RECEIVE
ADC
LINE IN
LINE OUT
Headphones OUT