EasyManua.ls Logo

Fibocom FM350-GL - 3.4 PCle Interface

Fibocom FM350-GL
67 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Reproduction forbidden without Fibocom Wireless Inc. written authorization - All Rights Reserved.
FM350-GL Hardware Guide Page 33 of 67
Timing Application
The recommended timing application in Win10 OS is as below table:
System status
Timing Application
S0ix
(Modem standby)
D0 L1.2
Refer to section 3.3.4.1 Figure 3-10 D0 L1.2 Timing
D3
cold
L2
Refer to section 3.3.4.2 Figure 3-11/3-12 D3
cold
L2 timing
S3, S4, S5
Power on
(back to S0)
Refer to section 3.3.1.2 Figure 3-5 Timing control for start-up
Power off
(out of S0)
Refer to section 3.3.2 Figure 3-6 Software power off timing
G3 boot
Power on
Refer to section 3.3.1.2 Figure 3-5 Timing control for start-up
Warm boot
Refer to section 3.3.3 Figure 3-9 Reset timing 2
nd
Modem FW upgrade / Modem
recovery
Refer to section 3.3.3 Figure 3-8 Reset timing 1
st
3.4 PCIe Interface
FM350 module supports PCIe as IPC interface for data transfer. The PCIe supports Gen3, one lane for
data transmission channel, it is also compatible with PCIe Gen2 and Gen1. BIOS configuration must follow
X86 platform BKC (Best Know Configuration) reference design.
PCIe interface initialized with host driver, then mapped MBIM & GNSS port in Win10 OS and RMNET &
AT port in Chrome/Linux/Android OS. The MBIM and RMNET interfaces are used for data transfer, GNSS
port is used for receiving GNSS data, AT port is used for AT command.
PCIe Interface Definition
PCIe interface is defined as below table:
Pin#
Pin Name
I/O
Reset Value
Description
Level
41
PETn0
O
-
PCIe TX Differential signals, negative
-
43
PETP0
O
-
PCIe TX Differential signals, positive
-
47
PERn0
I
-
PCIe RX Differential signals, negative
-
49
PERP0
I
-
PCIe RX Differential signals, positive
-
53
REFCLKN
I
-
PCIe Reference Clock signal
Negative
-

Related product manuals