Fibocom FM350-GL - 3 Application Interface; 3.1 M.2 Interface

Reproduction forbidden without Fibocom Wireless Inc. written authorization - All Rights Reserved.
FM350-GL Hardware Guide Page 5 of 67
Contents
1 Foreword ....................................................................................................................... 8
1.1 Introduction .................................................................................................................... 8
1.2 Reference Standard ....................................................................................................... 8
1.3 Related Document ......................................................................................................... 9
2 Overview ......................................................................................................................10
2.1 Introduction .................................................................................................................. 10
2.2 Specification ................................................................................................................. 10
RF Characteristic ........................................................................................................ 10
Key Features ............................................................................................................... 11
2.3 CA Combinations.......................................................................................................... 12
2.4 Application Block .......................................................................................................... 14
2.5 Hardware Block Diagram ............................................................................................. 14
2.6 Antenna Configuration.................................................................................................. 15
3 Application Interface ...................................................................................................16
3.1 M.2 Interface ................................................................................................................ 16
Pin Map ...................................................................................................................... 16
Pin Definition ............................................................................................................... 17
3.2 Power Supply ............................................................................................................... 21
Power Supply .............................................................................................................. 22
Logic Level.................................................................................................................. 23
Power Consumption ................................................................................................... 23
3.3 Control Signal ............................................................................................................... 26
Module Start-Up .......................................................................................................... 27
3.3.1.1 Start-up Circuit ........................................................................................................................... 27
3.3.1.2 Start-up Timing Sequence ......................................................................................................... 27
Module Shutdown ....................................................................................................... 28
Module Reset .............................................................................................................. 29
PCIe Link State ........................................................................................................... 31
3.3.4.1 D0 L1.2 ...................................................................................................................................... 31
3.3.4.2 D3
cold
L2..................................................................................................................................... 32
Timing Application ....................................................................................................... 33
3.4 PCIe Interface .............................................................................................................. 33
PCIe Interface Definition ............................................................................................. 33