GE MiCOM P40 Agile - Figure 5: Coprocessor Hardware Architecture

V00249
Optional coprocessor board
FPGA
Comms between main and
coprocessor board
CPU SRAM
Optional
comms
interface
Ch1 for current differential input
Ch2 for current differential input
GPS
I
n
t
e
r
c
o
n
n
e
c
t
i
o
n
Figure 5: Coprocessor hardware architecture
P543i/P545i Chapter 3 - Hardware Design
P54x1i-TM-EN-1 33