MIPI DSI to OpenLDI/FPD-Link/LVDS Interface Bridge Soft IP
User Guide
© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are
trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-IPUG-02003-1.2 25
Push-button implementation of this top-level design with either Lattice Synthesis Engine (LSE) or Synopsys Synplify Pro
RTL synthesis is supported via the pre-built Diamond project file <instance_name>_top.ldf located in
\<project_dir>\dsi2fpdlink_eval\<instance_name>\impl\lifmd\lse or
\<project_dir>\dsi2fpdlink_eval\<instance_name>\impl\lifmd\synplify directories.
To use the pre-built Diamond project file:
1. Choose File > Open > Project.
2. In the Open Project dialog box browse to
\<project_dir>\dsi2fpdlink_eval\<instance_name>\impl\lifmd\<synthesis_tool>
3. Select and open <instance_name>_top.ldf. At this point, all of the files needed to support top-level synthesis
and implementation are imported to the project.
4. Select the Process tab in the left-hand GUI window.
5. Implement the complete design via the standard Diamond GUI flow.
4.10. Hardware Evaluation
The MIPI DSI to OpenLDI/FPD-Link/LVDS Interface Bridge IP supports Lattice’s IP hardware evaluation capability, which
makes it possible to create versions of the IP that operate in hardware for a limited period of time (approximately four
hours) without requiring the request of an IP license. It may also be used to evaluate the IP in hardware in user-defined
designs.
4.10.1. Enabling Hardware Evaluation in Diamond
Choose Project > Active Strategy > Translate Design Settings. The hardware evaluation capability may be enabled or
disabled in the Strategy dialog box. It is enabled by default.
To Next Page
Loading...