EasyManuals Logo

Nvidia JETSON TX2 User Manual

Nvidia JETSON TX2
103 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #9 background imageLoading...
Page #9 background image
NVIDIA Jetson TX2/TX2i OEM Product Design Guide
JETSON TX2/TX2i OEM PRODUCT | DESIGN GUIDE | 20180618 9
3.0 POWER
Caution
Jetson TX2/TX2i is not hot-pluggable. Before installing or removing the module, the main power
supply (to VDD_IN pins) must be disconnected and adequate time (recommended > 1 minute) must
be allowed for the various power rails to fully discharge.
Table 5. Jetson TX2/TX2i Power & System Pin Descriptions
Pin #
Module Pin Name
Tegra Signal
Usage/Description
Usage on the
Carrier Board
Direction
Pin Type
A1
VDD_IN
Main power Supplies PMIC & external supplies
Main DC input
Input
5.5V-19.6V (TX2)
9.0V 19.0V (TX2i)
(See note 1)
A2
VDD_IN
B1
VDD_IN
B2
VDD_IN
C1
VDD_IN
C2
VDD_IN
C7
BATLOW#
(PMIC_GPIO6)
Battery Low (PMIC GPIO)
System
Input
CMOS 1.8V
A48
CARRIER_PWR_ON
Carrier Power On. Used as part of the power up sequence.
The module asserts this signal when it is safe for the carrier
board to power up. -up to VDD_3V3_SYS is
present on the module.
Output
Open-Collector 3.3V
B7
CARRIER_STBY#
SOC_PWR_REQ
Carrier Board Standby: The module drives this signal low
when it is in the standby power state.
Output
CMOS 1.8V
A49
CHARGER_PRSNT#
(PMIC ACOK)
Charger Present. Connected on module to PMIC ACOK
through FET & -up
internally to MBATT (VDD_5V0_SYS). Can optionally be used
to support auto-power-on where the module platform will
power-on when the main power source is connected instead
of waiting for a power button press.
Input
MBATT level 5.0V
(see note 2)
A7
CHARGING#
(PMIC GPIO5)
Charger Interrupt
Input
CMOS 1.8V
C16
FAN_PWM
GPIO_SEN6
Fan PWM
Fan
Output
CMOS 1.8V
B17
FAN_TACH
UART5_TX
Fan Tachometer
Input
CMOS 1.8V
E1
FORCE_RECOV#
GPIO_SW1
Force Recovery strap pin
System
Input
CMOS 1.8V
B50
POWER_BTN#
POWER_ON / (PMIC
EN0)
Power Button. Used to initiate a system power-on.
-up to
VDD_5V0_SYS. Also connected to Tegra POWER_ON pin
-up to VDD_1V8_AP near
Tegra.
Input
CMOS 5.0V
(see note 2)
A47
RESET_IN#
(PMIC NRST_IO)
Reset In. System Reset driven from PMIC to carrier board for
devices requiring full system reset. Also driven from carrier
board to initiate full system reset (i.e. RESET button). A pull-
up is present on module.
Bidir
Open Drain, 1.8V
A46
RESET_OUT#
SYS_RESET_N
Reset Out. Reset from PMIC (through diodes) to Tegra &
eMMC reset pins. Driven from carrier board to force reset of
Tegra & eMMC (not PMIC). An external 100pull-up to
1.8V near Tegra (module pin side) & external 
pull-up to 1.8V on the other side of a diode (PMIC
side).
Bidir
CMOS 1.8V
E2
SLEEP#
GPIO_SW2
Sleep Request to the module from the carrier board. An
internal Tegra pull-up is present on the signal.
Sleep (VOL
DOWN) button
Input
CMOS 1.8V
(see note 2)
B8
VIN_PWR_BAD#
VDD_IN Power Bad. Carrier board indication to the module
that the VDD_IN power is not valid. Carrier board should de-
assert this (drive high) only when VDD_IN has reached its
required voltage level and is stable. This prevents Tegra from
powering up until the VDD_IN power is stable.
System
Input
CMOS 5.0V
C9
WDT_TIME_OUT#
GPIO_SEN7
Watchdog Timeout
Input
CMOS 1.8V
A50
VDD_RTC
(PMIC BBATT)
Real-Time-Clock. Optionally used to provide back-up power
for RTC. Connects to Lithium Cell or super capacitor on
Carrier Board. PMIC is supply when charging cap or coin cell.
Super cap or coin cell is source when system is disconnected
from power.
Battery Back-up
using Super-
capacitor
Bidir
1.65V-5.5V
C8
BATT_OC
BATT_OC
Battery Over-current (& Thermal) warning
Bidir
CMOS 1.8V
B48
SYS_WAKE#
POWER_ON
Power button & SC7 wake interrupt
Power/SC7 wake
Input
CMOS 1.8V
B49
MOD_PWR_CFG_ID
Module power configuration identification. Tied to GND on
Jetson TX2i. Floating on Jetson TX2. Determines the power-
on mechanism used to support both Jetson TX2 & TX2i.
Module power
configuration ID
Output
VDD_IN level

Other manuals for Nvidia JETSON TX2

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Nvidia JETSON TX2 and is the answer not in the manual?

Nvidia JETSON TX2 Specifications

General IconGeneral
Storage32 GB eMMC 5.1
Operating SystemLinux for Tegra
GPUNVIDIA Pascal architecture with 256 CUDA cores
Memory8 GB LPDDR4
Connectivity802.11ac WLAN, Bluetooth
Video Decode4K @ 60 fps (HEVC), 4K @ 60 fps (H.264)
Power7.5W | 15W
CameraUp to 6 cameras (CSI)
USBUSB 3.0
OthersCAN, UART, SPI, I2C, GPIOs
CPUDual Denver 2 64-Bit CPUs + Quad ARM A57 CPUs

Related product manuals