EasyManua.ls Logo

Panasonic SA-BT230P

Panasonic SA-BT230P
146 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
105
17 Schematic Diagram
17.1. Main(Micon/Tuner) Circuit
A
1
2 3 4 5 6 7 8 9 10 11 12 13 14
C
D
B
E
G
H
F
A
MAIN(MICON) CIRCUIT
SCHEMATIC DIAGRAM - 18
SA-BT230P/PC,SA-BT330P/PC MAIN(MICON) CIRCUIT
2/6 3/6
5/6
1/6
4/6 6/6
TO MAIN(MICON)
SECTION (2/6)
TO MAIN(MICON)
SECTION (4/6)
P1
J
TO
WIRELESS ADAPTER
CIRCUIT (CN3001)
IN SCHEMATIC
DIAGRAM - 34
C
TO
D-AMP CIRCUIT
(CN5402)
IN SCHEMATIC
DIAGRAM - 27
: +B SIGNAL LINE
: iPod/iPhone/AUX/OPTICAL/MIC/HDMI AUDIO INPUT SIGNAL LINE : FM SIGNAL LINE: AUDIO OUTPUT SIGNAL LINE: -B SIGNAL LINE
: iPod/iPhone VIDEO INPUT SIGNAL LINE
DSP_I2S_OUT3
R2183 220
R2181 220
R2182 220
47R2081
47R2083
47R2082
R2184 220
DSP_BCK_OUT
DSP_MCLK_OUT
DSP_CLK
DAP_MUTE
DAP_RST
QUICK_PCONT1
DSP_DA
DSP_LRCK_OUT
DSP_OUT_GND
MICON_GND
DC_DET2
R2098 0
R2093 220
R2090 220
DSP_I2S_OUT2
DSP_I2S_OUT1
47R2084
47R2086
47R2085
FAN_ON_H
PW_D3R3V_DSP
9
7
5
2
3
1
4
6
8
17
15
13
10
12
11
14
16
18
CN2006
WL_BCK_OUT
WL_I2S_OUT4
WL_I2S_OUT3
WL_D5VGND
FX_INT
PW_WL5V
FX_DET
WL_DATA_GND
FX_SCS
WL_LRCK_OUT
FXDO_DA
FX_CLK
FXDI_DA
6
5
8
9
11
12
10
14
15
13
7
2
1
4
3
17
17
1
18
1
16
CN2008
ADAT1
ADAT0
RF_GND
BCLK
DGND
DGND
SDO
INT
RF+5V
RF+5V
SCL
SSB
SDI
RF_GND
RF_GND
LRLK
WM_DET
SCL
MCLK
DGND
DGND
SDIN1
SDIN4
SDIN2
SDIN3
DC_DET2
+3.3V
FAN (CATER AK)
ECO_DAMP
LRCLK
MUTE
DGND
RESET
DAP_SDA
DAP_SCL
R2382 330
R2399 330
R2381 330
BP_STATE
XBPRST
QUICK_PCONT1
R2346
10K
10K
R2356
8
65
7
4
21
3
D1H83314A024
RX2302
R2367 100
R2370 330
R2366 100
iPod_DET
10KR2345
DSP_RESET
iPod_VIDEOSEL
VCOMP_MUTE
DAP_RST
DSP_MUTE
330R2374
86
57
42
13
D1H83314A024
RX2300
FAN_ON_H
HDMI_PON_H
BP1_AMUTE
iPod_OC
DMIX_OUT_SEL
SD_BOOT
86
57
42
13
D1H83314A024
RX2309
0.1
C2304
TUN_REST
UART_RX
R2352 10K
UART_TX
R2378 330
DAP_MUTE
R2379 330
FX_SCS
SBPTM
SBMTP
iPhone_RST
TRY_OP_CL
10KR2328
iPhone_CLK
iPhone_DA
8
65
7
4
21
3
D1H83314A024
RX2305
TUN_GP_IO
FX_DET
R2395
330
XINTM
FX_INT
XINTP_OUT
FXDO_DA
FX_CLK
FXDI_DA
86
57
42
13
D1H83314A024
RX2310
XINTM_OUT
R2332 47K
PW_ST_D3R3V
CLK_SCLK
PCONT
R2333 47K
8
65
7
4
21
3
D1H83314A024
RX2304
0.1
C2302
47PC2311
47PC2310
10K
R2359
H0J327200115
X2301
47P
C2301
150K
R2315
KEY1
DC_DET1
47KR2361
R2375 330
R2335
47K
XMPREQ
R2322
100K
TUN_SCLK
CEC
DSP_DA
DSP_CLK
330
R2320
330
R2321
DC_DET2
8
65
7
4
21
3
D1H83314A024
RX2301
TUN_SDIO_DA
MICON_GND
3
1
2
X2300
H2D500400006
C2314
6.3V100
PW_D3R3V
4.7KR2325
R2326 4.7K
R2323 100K
R2327 100K
R2330 10K
R2331 10K
C2321 4700P
C2322 4700P
6
8
9
7
2
1
4
5
3
10
CN2003
TO uP DOWNLOADER
SYNC
8
65
7
4
2
1
3
D1H83314A024
RX2308
1
34
2
5
7
8
6
D1H83314A024
RX2307
R2341 47K
R2343 330
47KR2301
R2342 47K
C2305
0.1
0.1
C2313
C2306
0.1
3425
98
94
95
92
91
93
97
96
1
100
99
80 78 767779
87
86
88
89
82
84
83
81
85
90
1614 15 1711 1312
69 67 65 64666870 51
49
45
47
46
41
44
42
43
48
50
30
39
37
35
32
31
34
33
36
38
40
22 2320 21 26 282724 2518 19
53555762 60 596163 58 56 54
29
5275 73 717274
9768
10
RFKWMBT230P
MICRO PROCESSOR
IC2300
APD
LED_CONT
C2307 0.1
R2387
4.7K
R2388
47K
iPod_CTRL_SW
R2386
4.7K
R2396 330
D2301
B0BC3R0A0262
TRY_DILECT
EEPROM_CLK
EEPROM_DA
KEY1
ASS_IN
SEL_B
iPod_ACC
TRY_PFAIL
BATTPCONT
OPT_IN_SEL2
OPT_IN_SEL1
SEL_A
KEY2
PW_GOOD
PW_VREF
R2305
47K
FLD_CLK
R2310 10K
R2302 2.2K
R2318 1K
R2304 330
R2397 330
R2311 10K
C2308 4700P
C2309 4700P
JC_P_ON_H
ECO_CTL
DR_P_ON_H
P_STANBY_H
RMT
FLD_DAT
FLD_STB
ASS_MUTE
SD_L
VCC
FX_DO
FX_DI
XINTM
FX_INT
FX_CLK
VSS
XBPRST
RMT
PW_GOOD
JC_P_ON_H
P_STANDBY_H
KEY1
KEY2
SEL_B
DAC_RESET
ASS_IN
[97] APD
AVSS
DAC_PD
ECO_CTL
[100] LED_CONT
GND
FAN_ON_H
HDMI_PON_H
BP1_AMUTE
QUICK_PCONT
iPod_OC
[84] TRY_PFAIL
[83] iPod_ACC
OPT_IN_SEL2
SEL_A
EEPROM_SCL
EEPROM_SDA
OPT_IN_SEL1
FX_SCS
[49] SCLK (BP1)
[50] PCONT
TRY_OP_CL
FX_DET
CE
[48] SBMTP
[47] SBPTM
DSP_DAT
DSP_CLK
EPM
TUN_RST
DCDET1
DC_DET2
[32] DBG_RX
TUN_SCLK
[31] DBG_TX
FLD_CLK
FLD_DAT
TUN_GPIO
UART_RX
UART_TX
CE
TxD
EPM
DGND
CNVSS
RESET
BUSY
RxD
VREF
CLOCK
DAP_MUTE
iPhone_CLK
iPhone_DAT
iPhone_RST
[82] BATTPCONT
[81] TRY_DILECT
[33] SCLK(DEBUG/DL)
XIN
VCC
CEC
FLD_STB
TUN_SDIO
AMBP
SYNC
XMPREQ
KEY_INT
BYTE
[98] VREF
[99] AVCC
VSS
XCOUT
XCIN
CNVSS
ASS_MUTE
DR_P_ON_H
XOUT
RESET
SD_BOOT
PKS_STAT
HP_MUTE
iPod_VIDEO_SEL
VCOMP_MUTE
BP1_ZFLAG
XINTP_OUT
TRY_MODE
XINTM_OUT
DAP_RST
DSP_MUTE
iPod_CTRL_SW
iPod_DET
DMIX_OUT_SEL
WS_OFF_SW
DSP_RESET
R2094 220
H_MUTE
BP: MAIN(BP1): SCHEMATIC DIAGRAM - 1 ~ 2
D0: MAIN(BP1 CH0): SCHEMATIC DIAGRAM - 3
D1: MAIN(BP1 CH1): SCHEMATIC DIAGRAM - 4
DN: MAIN(DIGITAL NET): SCHEMATIC DIAGRAM - 5
EX: MAIN(EXBUS): SCHEMATIC DIAGRAM - 6 ~ 7
ET: MAIN(ETHER): SCHEMATIC DIAGRAM - 8
DH: MAIN(DAC HDMI): SCHEMATIC DIAGRAM - 9 ~ 10
FE: MAIN(BP1 FE): SCHEMATIC DIAGRAM - 11 ~ 14
PE: MAIN(BP1 PERI): SCHEMATIC DIAGRAM - 15 ~ 16
VO: MAIN(VIDEO OUT): SCHEMATIC DIAGRAM - 17
MA: MAIN(MICON): SCHEMATIC DIAGRAM - 18 ~ 23
TN: MAIN(TUNER): SCHEMATIC DIAGRAM - 24

Table of Contents

Related product manuals