EasyManua.ls Logo

Sony HCD-HP8V - Page 55

Sony HCD-HP8V
82 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
55
HCD-HP8V
Pin No. Pin Name I/O Description
154, 155 NC —
Not used
156 AVD0 —
Analog power supply terminal (+2.5V)
157 IGEN I
Operational amplifier constant current input
158 AVS0 —
Analog ground terminal
159 ADIO O
Output terminal for the test Not used
160 RFDC I
RF signal input from the RF amplifier
161 CE I
Center servo analog signal input
162 TE I
Tracking error signal input from the RF amplifier
163 SE I
Sled error signal input from the RF amplifier
164 FE I
Focus error signal input from the RF amplifier
165 VC I
Center voltage (+1.65V) input terminal
166 VPCO O
Wide-band EFM PLL charge pump output
167 VCTL I
Wide-band EFM PLL VCO2 control voltage input
168 FILO O
Master PLL filter output
169 FILI I
Master PLL filter input
170 PCO O
Master PLL charge pump output
171 CLTV I
Multiplier VCO1 control voltage input
172 AVS1 —
Analog ground terminal
173 RFAC I
EFM signal input from the RF amplifier
174 BIAS I
Asymmetry circuit constant current input
175 ASYI I
Asymmetry comparator voltage input
176 ASYO O
EFM full-swing output
177 AVD1 —
Analog power supply terminal (+2.5V)
178 VDD7 —
Digital power supply terminal (+2.5V) (for CD-DSP block)
179 SOUT O
Serial data output terminal Not used
180 SOCK O
Serial data readout clock signal output terminal Not used
181 XOLT O
Serial data latch pulse signal output terminal Not used
182 C4M O
4.2336 MHz clock signal output terminal Not used
183 LOCK O
GFS is sampled by 460 Hz “H” output when GFS is “H” Not used
184 VSS7 —
Digital ground terminal
185 MD2 I
Digital out on/off control signal input terminal “L”: digital out off, “H”: digital out on
Not used
186 SCSY I
Guard subcode sync (S0+S1) resynchronization input terminal Not used
187 PWMI I
Spindle motor external control signal input terminal Not used
188 VDD8 —
Digital power supply terminal (+2.5V) (for CD-DSP block)
189 XTSL I
Input terminal for the system clock frequency setting
“L”: 16.9344 MHz, “H”: 33.8688MHz
190 VSS8 —
Digital ground terminal
191 PVS2 —
Analog ground terminal (for PLL2)
192 LPFI I
Connected terminal of PLL2 filter
193 LPFO O
Connected terminal of PLL2 filter
194 PVD2 —
Analog power supply terminal (+2.5V) (for PLL2)
195, 196 NC —
Not used
197 PVD1 —
Analog power supply terminal (+2.5V) (for PLL1)
198 PVS1 —
Analog ground terminal (for PLL1)

Table of Contents