EasyManua.ls Logo

Sony MDS-JB930 - IC Block Diagrams (Main Board Continued); IC100, IC203;204, IC300, IC400 Block Diagrams

Sony MDS-JB930
74 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
51
– MAIN Board –
IC100 AK4524-TP
IC300 SN74HC153ANSR
IC203, 204 CXA8042AS
IC400 LB1641
VCOM
AINR
AINL
2
1
3
VREF
4
TEST
7
XTAI
9
XTALE
10
XTAO
8
SDTI
14
LRCK
11
BICK
12
SDTO
13
AGND
5
VA
6
A/D
CONVERTER
BLOCK
D/A
CONVERTER
BLOCK
CLOCK
GENERATOR
& DIVIDER
AUDIO
INTERFACE
CONTROLLER
CDTI
15
CIF
18
CLKO
21
AOUTL+
26
AOUTL–
25
DGND
24
VD
23
VT
22
AOUTR+
28
AOUTR–
27
PD
19
M/S
20
CS
17
CCLK
16
CONTROL
REGISTER
INTERFACE
H.P.F.
D-ATT
D-ATT,
S-MUTE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
SWITCHING
CIRCUIT
CONSTANT
CURRENT
CIRCUIT
REFERENCE
VOLTAGE
CIRCUIT
CONTROL
CIRCUIT
I01+
IN2–
IN2+
NC
IN1+
IN1–
NC
C4
C3
GND2
VEE2
VEE1
C6
C5
CIREF
I02–
NC
I01–
I02+
NC
VCC2
C2
C1
VCC1
VREF
VCNT
GND1
RIREF
16 15 14
13 12
11
10
9
1
2
3
4 5
6
7
8
2G
2C3 2C2 2C1 2C0 2Y
VCC 2C3 2C2 2C1 2C0
STROBE
2G
OUTPUT
2Y
A
SELECT
DATA INPUTS
BBAA
BBAA
1G
1C3 1C2 1C1 1C0 1Y
STROBE
1G
B
SELECT
1C3 1C2 1C1 1C0 OUTPUT
1Y
GND
DATA INPUTS
1
2 3
4
5 6 7 8 9 10
GND
MOTOR
DRIVE
NOISE
FILTER
CLAMP
FWD.IN
REV.IN
VCC 1
VCC 2
NOISE
FILTER
MOTOR
DRIVE
MOTOR
DRIVE
MOTOR
DRIVE
T.S.D O.C.P
FWD/REV/STOP
CONTROL LOGIC