4-6
C7P67 User’s Manual
Cache L2• : This item displays the size of Cache L2 of the CPU for the moth-
erboard.
Cache L3
• : This item displays the size of Cache L3 of the CPU for the moth-
erboard.
Ratio Status
• : This item displays the status of the CPU ratio.
Ratio Actual Value
• : This item displays the actual value of the CPU ratio.
Hardware Prefetcher (Available when supported by the CPU)
If set to Enabled, the hardware prefetcher will prefetch streams of data and instruc-
tions from the main memory to the L2 cache in the forward or backward manner to
improve CPU performance. The options are Disabled and Enabled.
Adjacent Cache Line Prefetch (Available when supported by the CPU)
If this feature set to Enabled, the CPU prefetches both cache lines for 128 bytes
as comprised. If this feature is set to Disabled, the CPU prefetches the cache line
for 64 bytes. The options are Enabled and Disabled
Intel® Virtualization Technology (Available when supported by the CPU)
Select Enabled to use the feature of Virtualization Technology to allow one plat-
form to run multiple operating systems and applications in independent partitions,
creating multiple "virtual" systems in one physical computer. The options are
Enabled and Disabled. Note: If there is any change to this setting, you will need
to reboot the system for the change to take effect. Please refer to Intel’s website
for detailed information.
Execute-Disable Bit Capability (Available when supported by the OS and
the CPU)
Select Enabled to enable Execute Disable Bit support which will allow the processor
to designate areas in the system memory where an application code can execute
and where it cannot, thus preventing a worm or a virus from fl ooding illegal codes
to overwhelm the processor or damage the system during an attack. The default is
Enabled. (Refer to Intel and Microsoft Web Sites for more information.)
Active Processor Cores
Set to Enabled to use a processor's Second Core and beyond. (Refer to Intel's
website for more information.) The options are All, 1 and 2.