gpmc_fclk
gpmc_clk
gpmc_csn[x]
gpmc_a[27:17]
gpmc_be0n_cle
gpmc_be1n
gpmc_advn_ale
gpmc_wen
gpmc_ad[15:0]
gpmc_wait[x]
Address (MSB)
Valid Address (LSB) Data OUT
FA0
FA1
FA9
FA10
FA3
FA25
FA29
FA12
FA27
FA28
FA0
FA10
AM3359, AM3358, AM3357, AM3356, AM3354, AM3352
SPRS717H –OCTOBER 2011–REVISED MAY 2015
www.ti.com
A. In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, or 5. In gpmc_wait[x], x is equal to 0 or 1.
Figure 7-27. GPMC and Multiplexed NOR Flash—Asynchronous Write—Single Word
144 Peripheral Information and Timings Copyright © 2011–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352
To Next Page
Loading...