Texas Instruments TMS320F28069 - 6.9.6.1.2 McBSP as SPI Master or Slave Timing

Bit 0 Bit(n-1) (n-2) (n-3) (n-4)
Bit 0 Bit(n-1) (n-2) (n-3) (n-4)
CLKX
FSX
DX
M30
M31
DR
M28
M24
M29
LSB
MSB
M32
M33
M25 M26
115
TMS320F28069 , TMS320F28068 , TMS320F28067 , TMS320F28066
TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062
www.ti.com SPRS698F –NOVEMBER 2010–REVISED MARCH 2016
Submit Documentation Feedback
Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065
TMS320F28064 TMS320F28063 TMS320F28062
Detailed DescriptionCopyright © 2010–2016, Texas Instruments Incorporated
6.9.6.1.2 McBSP as SPI Master or Slave Timing
(1) For all SPI slave modes, CLKX has to be a minimum of 8 CLKG cycles. Furthermore, CLKG should be LSPCLK/2 by setting CLKSM =
CLKGDV = 1.
(2) 2P = 1/CLKG
Table 6-44. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)
(1)
NO.
MASTER SLAVE
UNIT
MIN MAX MIN MAX
M30 t
su(DRV-CKXL)
Setup time, DR valid before CLKX low 30 8P – 10 ns
M31 t
h(CKXL-DRV)
Hold time, DR valid after CLKX low 1 8P – 10 ns
M32 t
su(BFXL-CKXH)
Setup time, FSX low before CLKX high 8P + 10 ns
M33 t
c(CKX)
Cycle time, CLKX 2P
(2)
16P ns
(1) 2P = 1/CLKG
Table 6-45. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)
over recommended operating conditions (unless otherwise noted)
NO. PARAMETER
MASTER SLAVE
UNIT
MIN MAX MIN MAX
M24 t
h(CKXL-FXL)
Hold time, FSX low after CLKX low 2P
(1)
ns
M25 t
d(FXL-CKXH)
Delay time, FSX low to CLKX high P ns
M26 t
d(CKXH-DXV)
Delay time, CLKX high to DX valid –2 0 3P + 6 5P + 20 ns
M28 t
dis(FXH-DXHZ)
Disable time, DX high impedance following
last data bit from FSX high
6 6P + 6 ns
M29 t
d(FXL-DXV)
Delay time, FSX low to DX valid 6 4P + 6 ns
Figure 6-41. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0