EasyManua.ls Logo

Xilinx Virtex-7 FPGA VC7222 IBERT - Page 53

Xilinx Virtex-7 FPGA VC7222 IBERT
68 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
VC7222 IBERT Getting Started Guide www.xilinx.com 53
UG971 (v5.0) June 12, 2014
16. When the Synthesized Design opens, select dbg_hub in the Netlist window, then
select the Debug Core Options tab in the Cell Properties window. Change
C_USER_SCAN_CHAIN* to 2 (Figure 2-14). Click File > Save Constraints.
X-Ref Target - Figure 2-14
Figure 2-14: Debug Core Options for dbg_hub
8*BFBB
Send Feedback

Related product manuals