EasyManuals Logo
Home>Xilinx>Motherboard>Virtex-7 FPGA VC7222 IBERT

Xilinx Virtex-7 FPGA VC7222 IBERT User Manual

Xilinx Virtex-7 FPGA VC7222 IBERT
68 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #52 background imageLoading...
Page #52 background image
52 www.xilinx.com VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014
Chapter 2: Creating the GTH IBERT Core
14. Click Run Synthesis in the Flow Navigator to synthesize the design
(Figure 2-12.
15. When synthesis is done, a Synthesis Complete window pops up. Select Open
Synthesized Design and click OK (Figure 2-13).
X-Ref Target - Figure 2-12
Figure 2-12: Run Synthesis
X-Ref Target - Figure 2-13
Figure 2-13: Synthesis Completed
8*BFBB
8*BFBB
Send Feedback

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Virtex-7 FPGA VC7222 IBERT and is the answer not in the manual?

Xilinx Virtex-7 FPGA VC7222 IBERT Specifications

General IconGeneral
BrandXilinx
ModelVirtex-7 FPGA VC7222 IBERT
CategoryMotherboard
LanguageEnglish

Related product manuals