EasyManua.ls Logo

Gorgy Timing LEDI NETWORK TDS V1 - Page 89

Gorgy Timing LEDI NETWORK TDS V1
101 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MDE-LEDI-NETWORK-TDS-4099V3.0
89
Bit encoding
Receiver clocks connected to the line receive a complete time message every second. The
2 main signals are transmitted on a modulated or DCLS version. The signal is modulated
only on card ‘B’. The output signal of card ‘T’ is a TTL signal. The modulated signal reaches
a peak of 2.2V. The TTL signal changes from 0V to 5V.

Table of Contents