EasyManua.ls Logo

Microsemi IGLOO2 - SPI Flash Configuration and Image Selection; MSS;HPMS SPI_0 Port Configuration; Table 22 SPI Directory; Table 23 User Lock Row Strobe Bits for Programming Recovery

Microsemi IGLOO2
50 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Programming Recovery
UG0451 User Guide Revision 7.0 39
9.2 SPI Flash Configuration and Image Selection
The image needs to be written to the external SPI flash connected to SPI_0. The SPI directory contains
the addresses of the programming bitstreams stored in the SPI flash. Libero SoC creates the SPI
directory (<file_name>.spidir) as part of the bitstream based on user preference. The following table
describes the SPI directory. For more information, see the Libero SoC User Guide.
9.2.1 MSS/HPMS SPI_0 Port Configuration
The SPI_0 port must be configured while enabling programming recovery and/or auto update in the
Libero SoC software. Set the SPI clock and SPI data transfer mode in the Libero SoC software in the
Configure Programming Recovery window.
Note: SPI mode of a blank device is set to 3 (SPO=SPH=1). To operate the SPI bus in other modes, configure
them in the Libero SoC software. For more information, see the Libero SoC User Guide.
Note: SPS is set to 1.
Table 22 • SPI Directory
Offset Name Description
0 GOLDEN_IMAGE_ADDRESS[3:0] Contains the address where the golden image starts.
4 GOLDEN_IMAGE_DESIGNVER[1:0] Contains the design version of the golden image.
6 UPDATE_IMAGE_ADDRESS[3:0] Contains the address where the update image starts.
10 UPDATE_IMAGE_DESIGNVER[1:0] Contains the design version of the update image.
Table 23 • User Lock Row Strobe Bits for Programming Recovery
Name Description
U_IAPRECOVERY_CLKRATE[7:0] Sets the SPI clock frequency.
U_IAPRECOVERY_CLKMODE 0: Sets SPICLK using 1/(2**(CLKRATE+1))
Where, CLKRATE = 0 to 15
1: Sets SPICLK using 1/(2*(CLKRATE+1)
Where, CLKRATE = 0 to 255
U_IAPRECOVERY_SPO Control SPI signal polarity. See Ta b le 25 , page 40.
U_IAPRECOVERY_SPH Control SPI signal polarity. See Ta bl e 25 , page 40.
U_IAPRECOVERY_DPC[9:0] These set the SPI port I/Os settings.
Table 24 • SPI Signal Polarity Modes
SPO SPH
SPI
Clock in
Idle
Sample
Edge
Shift
Edge
SPI
Select in
Idle SPI Select Between Frames
0 0 Low Rising Falling High Stays active until all the frames set by frame
counter are transmitted.
0 1 Low Falling Rising High
1 0 High Falling Rising High
1 1 High Falling Falling High

Table of Contents

Other manuals for Microsemi IGLOO2