10-18 M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL MOTOROLA
37A
37
46
36
3934
38
33
35
CLK
NOTE: Setup time to the clock (#47) for the asynchronous inputs BERR, BGACK, BR, DTACK, IPL2-IPL0, and VPA
guarantees their recognition at the next falling edge of the clock.
BR
BGACK
BG
AND R/W
STROBES
Figure 10-7. Bus Arbitration Timing
(Applies To All Processors Except The MC68EC000)
Frees
cale Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...