EasyManua.ls Logo

Sony SHAKE-99D - Page 74

Sony SHAKE-99D
122 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
HCD-SHAKE99/HCDSHAKE100
72
Pin No. Pin Name I/O Description
1 SRC-RST0 O SRC Reset pin
2 VIDEO-MUTE O Muting Control for Video
3 CDM-UNLOAD-SW I CDM UNLOAD SW
4 CDM-LOAD-SW I CDM LOAD SW
5 BT-RESET O Reset signal output to Bluetooth section
6NO_USEONot used
7 Vcc - Power supply terminal (+3.3V)
8 BT-ON O Bluetooth on/off control signal output terminal for bluetooth section
9Vss-Ground terminal
10 LINEOUT-SEL O Signal out selection for Party Chain
11 PVcc - Power supply terminal (+3.3V)
12 VBUS-OE O MTK Vbus Output enable control pin
13 HUB-RESET O MTK Hub reset pin
14 AUDIO_CLK_OUT O Clock Signal from Aragon to MTK master clock
15 MTK-RESET O MTK Reset pin
16 MTK-BUSY O BUSY Signal communication between MTK
17 MTK-CLK I Clock Signal from MTK
18 Vss - Ground terminal
19 MTK-XIFCS I MTK CHIP SELECT
20 MTK-SDI I Data In Signal from MTK
21 Vcc - Power supply terminal (+3.3V)
22 MTK-SDO O Data Out Signal to MTK
23 Vss - Ground terminal
24 SSI3_BCKO O Clock signal from Aragon to DAC BIT
25 PVcc - Power supply terminal (+3.3V)
26 SSI3_LRCKO O Clock signal from Aragon to DAC LRCK
27 SSI3_DO O Data Out signal from Aragon to selector for Party Chain output
28 SSI3_DI I SRC from MTK to Aragon data in
29 SSI0_BCKO O Clock signal from Aragon to Wf DAC BCK
30 SSI0_LRCKO O Clock signal from Aragon to Wf DAC LRCK
31 Vss - Ground terminal
32 SSI0_DO O Data Out from Aragon to Wf DAC
33 SSI2_DO O Data Out from Aragon to Tw DAC
34 Vcc - Power supply terminal (+3.3V)
35 FL-CLK O Serial clock output to FL CIG
36 Vss - Ground terminal
37 NO_USE - Not used
38 FL-LATCH O Data Latch signal to FL CIG
39 PVcc - Power supply terminal (+3.3V)
40 FL-SOUT O Serial data output to FL CIG
41 ANALOG-ASEL O Multiplexer selector A for Analog input
42 ANALOG-BSEL O Multiplexer selector B for Analog input
43 DEBUG-TxD O TxD (for Debug)
44 NFC-SPICLK O Serial data transfer clock signal output to the NFC
45 POWER-KEY I Power Key input terminal
46 Vss - Ground terminal
47 USB-OC I USB Overcurrent Detection input port
48 RGB-SOUT
O
Serial data output to RGB driver
49 NFC-SW O NFC standby control output terminal to the NFC section
50 PVcc - Power supply terminal (+3.3V)
51 LINK-OUT-B O Selector B for Party Chain Signal
52 NFC-SEL O NFC data read/write control output terminal to the NFC section
53 NFC-RF-DET I NFC RF signal detection signal input from the NFC section
54 SSI1_DO O Data Out signal from Aragon to Tw DAC
IC Pin Function Descriptions
MOTHERBOARD BOARD (8/9) IC101 R7S7200022CFP (SYSTEM CONTROLLER)
Ver. 1.1

Table of Contents

Related product manuals