– 103 –
Pin No. Pin Name I/O Function
50 TSTD I Test data input “L” = normal “H” = test
51 VSS8 — Ground
52 VDD5 — Power supply (+3.3V)
53 ED16 I/O External RAM data input/output
54 ED17 I/O External RAM data input/output
55 ED18 I/O External RAM data input/output
56 ED19 I/O External RAM data input/output
57 ED20 I/O External RAM data input/output
58 ED21 I/O External RAM data input/output
59 ED22 I/O External RAM data input/output
60 ED23 I/O External RAM data input/output
61 VSS9 — Ground
62 ED24 I/O External RAM data input/output
63 ED25 I/O External RAM data input/output
64 ED26 I/O External RAM data input/output
65 ED27 I/O External RAM data input/output
66 ED28 I/O External RAM data input/output
67 ED29 I/O External RAM data input/output
68 ED30 I/O External RAM data input/output
69 ED31 I/O External RAM data input/output
70 XOE O External RAM output enable
71 VSS10 — Ground
72 VDD6 — Power supply (+3.3V)
73 CAS O External RAM column address strobe
74 XWE O External RAM write enable
75 RAS O External RAM raw adress storobe
76 EA0 I/O External RAM address output/test data input
77 EA1 I/O External RAM address output/test data input
78 EA2 I/O External RAM address output/test data input
79 EA3 I/O External RAM address output/test data input
80 EA4 I/O External RAM address output/test data input
81 VSS11 — Ground
82 VDD7 — Power supply (+3.3V)
83 EA5 I/O External RAM address output/test data input
84 EA6 I/O External RAM address output/test data input
85 EA7 I/O External RAM address output/test data input
86 EA8 I/O External RAM address output/test data input
87 EA9 I/O External RAM address output/test data input
88 EA10 I/O External RAM address output/test data input
89 EA11 I/O External RAM address output/test data input
90 EA12 O External RAM address output
91 VSS0 — Ground
92 EA13 O External RAM address output
93 EA14 O External RAM address output
94 EA15 O External RAM address output
95 EA16 O External RAM address output
96 TSTA I Test data input “L” = normal “H” = test
97 PLDIVF I PLL input frequency setup “L” = 256Fs “H” = 128Fs
98 PLDIVB I PLL output frequency setup “L” = 768Fs “H” = 1024Fs
99 CLKI I Master clock input
100 CLKO O Master clock output
w
w
w
.
x
i
a
o
y
u
1
6
3
.
c
o
m
Q
Q
3
7
6
3
1
5
1
5
0
9
9
2
8
9
4
2
9
8
T
E
L
1
3
9
4
2
2
9
6
5
1
3
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299
http://www.xiaoyu163.com
http://www.xiaoyu163.com
To Next Page
Loading...
