EasyManua.ls Logo

VIPA CPU 312SC - Page 145

VIPA CPU 312SC
185 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
The start res. end sign should always be a value
<
20, oth-
erwise the sign is ignored!
With not used IDs please always enter FFh!
Data block at 3964R
DBB0: Prio BYTE (The priority of both partners
must be different)
DBB1: ConnAttmptNr BYTE (Number of connection trials)
DBB2: SendAttmptNr BYTE (Number of telegram retries)
DBB4: CharTimeout WORD (Char. delay time)
DBW6: ConfTimeout WORD (Acknowledgement delay time )
Data block at USS
DBW0: Timeout WORD (Delay time)
Data block at Modbus master
DBW0: Timeout WORD (Respond delay time)
Velocity of data transfer in bit/s (baud)
04h: 1200baud 05h: 1800baud 06h: 2400baud 07h: 4800baud
08h: 7200baud 09h: 9600baud 0Ah: 14400baud 0Bh: 19200baud
0Ch: 38400baud 0Dh: 57600baud 0Eh: 115200baud
Number of data bits where a character is mapped to.
0: 5bit 1: 6bit 2: 7bit 3: 8bit
The parity is -depending on the value- even or odd. For parity control,
the information bits are extended with the parity bit, that amends via
its value ("0" or "1") the value of all bits to a defined status. If no parity
is set, the parity bit is set to "1", but not evaluated.
0: NONE 1: ODD 2: EVEN
The stop bits are set at the end of each transferred character and
mark the end of a character.
BAUDRATE
CHARLEN
PARITY
STOPBITS
VIPA System 300S Deployment PtP communication
Parametrization > FC/SFC 216 - SER_CFG
HB140 | CPU-SC | 312-5BE13 | GB | 15-50 145

Table of Contents

Related product manuals