EasyManuals Logo
Home>Xilinx>Motherboard>Virtex-7 FPGA VC7222 IBERT

Xilinx Virtex-7 FPGA VC7222 IBERT User Manual

Xilinx Virtex-7 FPGA VC7222 IBERT
68 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #58 background imageLoading...
Page #58 background image
58 www.xilinx.com VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014
Chapter 3: Creating the GTZ IBERT Core
4. Back in the Manage IP window, from the Sources window, right-click the IBERT IP
and select Open IP Example Design (Figure 3-5). Specify a location to save the
design, press OK, and the design opens in a new Vivado window.
X-Ref Target - Figure 3-5
Figure 3-5: Open IP Example Design
8*BFBB
Send Feedback

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Virtex-7 FPGA VC7222 IBERT and is the answer not in the manual?

Xilinx Virtex-7 FPGA VC7222 IBERT Specifications

General IconGeneral
BrandXilinx
ModelVirtex-7 FPGA VC7222 IBERT
CategoryMotherboard
LanguageEnglish

Related product manuals