EasyManua.ls Logo

Xilinx Virtex-7 FPGA VC7222 IBERT - GTZ IBERT Design Synthesis and Bitstream Generation

Xilinx Virtex-7 FPGA VC7222 IBERT
68 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
62 www.xilinx.com VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014
Chapter 3: Creating the GTZ IBERT Core
9. When synthesis is done, a Synthesis Complete window pops up. Select Open
Synthesized Design and click OK (Figure 3-10).
X-Ref Target - Figure 3-10
Figure 3-10: Synthesis Completed
8*BFBB
Send Feedback

Related product manuals