Xilinx ZCU102 User Manual

ZCU102 Evaluation Board User Guide www.xilinx.com 30
UG1182 (v1.2) March 20, 2017
Chapter 3: Board Component Descriptions
AJ12
DDR4_BA1 SSTL12_DCI N8 BA1
AK7
DDR4_BG0 SSTL12_DCI M2 BG0
AJ7
DDR4_A14_WE_B SSTL12_DCI L2 WE_B/A14
AJ9
DDR4_A16_RAS_B SSTL12_DCI L8 RAS_B/A16
AL5
DDR4_A15_CAS_B SSTL12_DCI M8 CAS_B/A15
AN7
DDR4_CK_T DIFF_SSTL12 K7 CK_T
AP7
DDR4_CK_C DIFF_SSTL12 K8 CK_C
AM3
DDR4_CKE SSTL12_DCI K2 CKE
AK8
DDR4_ACT_B SSTL12_DCI L3 ACT_B
AP1
DDR4_PAR SSTL12_DCI T3 PAR
AH9
DDR4_RESET_B_LS LVCMOS18 P1 RESET_B
AK9
DDR4_ODT SSTL12_DCI K3 ODT
AP2
DDR4_CS_B SSTL12_DCI L7 CS_B
AK4
DDR4_DQ0 POD12_DCI G2 DQL0
AK5
DDR4_DQ1 POD12_DCI F7 DQL1
AN4
DDR4_DQ2 POD12_DCI H3 DQL2
AM4
DDR4_DQ3 POD12_DCI H7 DQL3
AP4
DDR4_DQ4 POD12_DCI H2 DQL4
AP5
DDR4_DQ5 POD12_DCI H8 DQL5
AM5
DDR4_DQ6 POD12_DCI J3 DQL6
AM6
DDR4_DQ7 POD12_DCI J7 DQL7
AK2
DDR4_DQ8 POD12_DCI A3 DQU0
AK3
DDR4_DQ9 POD12_DCI B8 DQU1
AL1
DDR4_DQ10 POD12_DCI C3 DQU2
AK1
DDR4_DQ11 POD12_DCI C7 DQU3
AN1
DDR4_DQ12 POD12_DCI C2 DQU4
AM1
DDR4_DQ13 POD12_DCI C8 DQU5
AP3
DDR4_DQ14 POD12_DCI D3 DQU6
AN3
DDR4_DQ15 POD12_DCI D7 DQU7
AN6
DDR4_DQS0_T DIFF_POD12 G3 DQSL_T
AP6
DDR4_DQS0_C DIFF_POD12 F3 DQSL_C
AL3
DDR4_DQS1_T DIFF_POD12 B7 DQSU_T
AL2
DDR4_DQS1_C DIFF_POD12 A7 DQSU_C
Table 3-4: DDR4 Component Memory Connection to the XCZU9EG MPSoC (Cont’d)
XCZU9EG
(U1) Pin
Net Name I/O Standard
DDR4 Component Memory
Pin Number Pin Name
Send Feedback

Xilinx ZCU102 Specifications

General

Processor	Quad-core ARM Cortex-A53, Dual-core ARM Cortex-R5
SD Card	MicroSD card slot
Video Outputs	DisplayPort
FPGA	Xilinx Zynq UltraScale+ XCZU9EG-2FFVB1156E
Memory	4GB DDR4 Component Memory
Storage	MicroSD card slot
Ethernet	Gigabit Ethernet
USB	1 x USB 3.0, 1 x USB 2.0
PCIe	PCIe Gen2 x4
Display	DisplayPort
Power Supply	12V DC input
SATA	SATA 3.0
Clocking	Programmable clocks
Operating System Support	PetaLinux