Xilinx Zynq UltraScale+ ZCU208 - CoreHC2 Connector Pin Out (XM655 Only)

CoreHC2 Connector Pin Out (XM655 Only)
Figure 27: ADC 16 Lanes
224225226227
0
2
1
3
0
2
1
3
0
2
1
3
0
2
1
3
Tile Channel
ADC224_T0_CH1
ADC224_T0_CH3
ADC225_T1_CH1
ADC225_T1_CH3
JHC6
ADC224_T0_CH0
ADC224_T0_CH2
ADC225_T1_CH0
ADC225_T1_CH2
JHC5
ADC226_T2_CH1
ADC226_T2_CH3
ADC227_T3_CH1
ADC227_T3_CH3
JHC8
ADC226_T2_CH0
ADC226_T2_CH2
ADC227_T3_CH0
ADC227_T3_CH2
JHC7
ADC
X24154-062520
Appendix C: HW-XM650/655 Balun Daughter Cards for Gen 3 RFSoC EVM
UG1410 (v1.0) July 8, 2020 www.xilinx.com
ZCU208 Board User Guide 74
Send Feedback