EasyManua.ls Logo

Xilinx Zynq UltraScale+ ZCU208 - Page 89

Xilinx Zynq UltraScale+ ZCU208
92 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Figure 42: High ADCIO and DACIO Digital I/O Header Pins
Appendix C: HW-XM650/655 Balun Daughter Cards for Gen 3 RFSoC EVM
UG1410 (v1.0) July 8, 2020 www.xilinx.com
ZCU208 Board User Guide 89
Send Feedback

Table of Contents

Related product manuals