Epson RX8130CE - Page 68

22. Figures
RX8130CE Jump to Top / Bottom
ETM50E-07 Seiko Epson Corporation 67
Figure 33 V
DD
detection (VDET2) timing .................................................................................................... 44
Figure 34 VDET3, VDET4 voltage detection timing) BFVSEL1, BFVSEL0 bit .......................................... 45
Figure 35 Re-chargeable battery operation ................................................................................................ 47
Figure 36 Non re-chargeable battery operation ......................................................................................... 47
Figure 37 I
2
C, FOUT operation during voltage drop and rise ..................................................................... 48
Figure 38 Re-chargeable battery operation during voltage rise and down ................................................ 49
Figure 39 Example flow (Power initialization) ............................................................................................. 53
Figure 40 Example Flow(Software Reset) .................................................................................................. 54
Figure 41 Example flow (Initialization) ........................................................................................................ 55
Figure 42 Example flow (initialization only clock usage) ............................................................................ 56
Figure 43 Example flow (Clock, calendar setting) ...................................................................................... 56
Figure 44 Example flow (Clock, calendar reading) ..................................................................................... 57
Figure 45 Example flow (Wakeup timer interruption) ................................................................................. 57
Figure 46 Example flow (Alarm interruption) .............................................................................................. 58
Figure 47 I
2
C-Bus start/stop timing ........................................................................................................ 59
Figure 48 I
2
C-Bus connection ..................................................................................................................... 60
Figure 49 Typical MCU connection............................................................................................................. 63
Figure 50 32.768 kHz oscillator connection................................................................................................ 64