Register Details
Conguration 1 (0x0)
Configures RF and IF sections
BIT 31 30 29 28 27 26 25 24
Field CHIPEN IDLE RESERVED[3:0] RESERVED[3:2]
Reset 0x1 0x0 0x8 0x8
Access Type Write, Read Write, Read Write, Read Write, Read
BIT 23 22 21 20 19 18 17 16
Field RESERVED[1:0] RESERVED[1:0] RESERVED[1:0] MIXPOLE
LNA
MODE[1]
Reset 0x8 0x2 0x1 0x0 0x0
Access Type Write, Read Write, Read Write, Read Write, Read Write, Read
BIT 15 14 13 12 11 10 9 8
Field
LNA
MODE[0]
MIXERMODE[1:0] FCEN[6:2]
Reset 0x0 0x0 0x58
Access Type Write, Read Write, Read Write, Read
BIT 7 6 5 4 3 2 1 0
Field FCEN[1:0] FBW[2:0] F3OR5 FCENX FGAIN
Reset 0x58 0x0 0x0 0x1 0x1
Access Type Write, Read Write, Read Write, Read Write, Read Write, Read
BITFIELD BITS DESCRIPTION DECODE
CHIPEN 31
Chip enable. Set to 1 to enable the chip and 0
to disable the chip except for the serial bus.
0x0: Disable chip
0x1: Enable chip
IDLE 30 Idle enable
0x0: Operating mode
0x1: Idle mode
RESERVED 29:26 Reserved: Write 1111 to this biteld. RESERVED
RESERVED 25:22 Reserved: Write 1010 to this biteld. RESERVED
RESERVED 21:20 Reserved: DO NOT CHANGE VALUE RESERVED
RESERVED 19:18 Reserved: DO NOT CHANGE VALUE RESERVED
MIXPOLE 17
Mixer pole selection. Set to 1 to put the pas-
sive lter pole at mixer output at 36MHz or set
to 0 to put the pole at 13MHz.
0x0: Mixer pole at 13MHz
0x1: Mixer pole at 36MHz
www.maximintegrated.com
Maxim Integrated
│
31
MAX2771 Multiband Universal GNSS Receiver