EasyManuals Logo

Nvidia JETSON TX2 User Manual

Nvidia JETSON TX2
103 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #13 background imageLoading...
Page #13 background image
NVIDIA Jetson TX2/TX2i OEM Product Design Guide
JETSON TX2/TX2i OEM PRODUCT | DESIGN GUIDE | 20180618 13
Figure 4. Power Up Sequence Auto-Power-On Case (Jetson TX2i in P2597_B04)
CARRIER_PWR_ON
VIN_PWR_BAD#
VDD_IN
Carrier Board VDD_1V8 (note 1)
Jetson module System Power (Main 1.8V
rail most IF pins are associated with)
1 2 3 4 5 6 7
RESET_OUT# (note 2)
8
Note:
1. The 1.8V supply on the carrier board associated with MPIO pins common to the module must not be enabled unless the
module main 1.8V rail is on. In addition, the carrier board should keep RESET_OUT# low until this 1.8V supply is valid.
On the P2597, this is accomplished by connecting the VDD_1V8 supply PGOOD signal to RESET_OUT#.
2. Inactive when both PMIC Reset is inactive (high) & VDD_1V8 PGOOD is active (high)
3. POWER_BTN# not used for this power-up sequence, but if Jetson TX2i is used in P2597_B04 compatible motherboard,
system will power off if POWER_BTN# is asserted (power-button pressed or equivalent) and power-on sequence will
occur again once POWER_BTN# is de-asserted. This is due to the difference in the PMIC power on signal (edge triggered
on Jetson TX2 PMIC & level sensitive on Jetson TX2i. When Jetson TX2i is used in a P2597_C02 compatible carrier board,
logic on the carrier board simulates edge triggered power-on so the power button will function the same as for Jetson
TX2.
4. During run time if any module I/O rail is switched OFF or ON, the following sequences should be performed. Violating
these sequences will result in extra in-rush current during the rail transition.
- OFF Sequence: The associated NO_IOPOWER bit in the PMC APBDEV_PMC_NO_IOPOWER_0 register must be enabled before the
I/O Rail is powered OFF
- ON Sequence. After an I/O Rail is powered ON, the associated NO_IOPOWER bit in the PMC APBDEV_PMC_NO_IOPOWER_0
  
Table 8. Power Up Sequence Timing Relationships
Timing
Parameter
Min
Typ
Max
Units
Notes
t
2-3
VDD_IN On to VIN_PWR_BAD# inactive
54
ms
1
t
3-4
VIN_PWR_BAD# inactive to CARRIER_PWR_ON active
38.6
ms
t
5-6
Module System Power On to CARRIER_PWR_ON
8
ms
t
6-7
CARRIER_PWR_ON active to Carrier Board System Power Enabled
0
6.6
ms
2
t
6-8
CARRIER_PWR_ON to On-Module PMIC Reset Inactive
77.4
ms
3
RESET_IN# active time
50
ms
4
Note:
1. Typical value using NVIDIA P2597, measured from VDD_IN ramp start to VIN_PWR_BAD# inactive start. Carrier board
dependent.
2. Typical value measured using NVIDIA P2597. Carrier board dependent
3. Typical value using P2597. Carrier board dependent.
4. User Dependent if RESET_IN# connected to button. Otherwise, carrier board dependent. Not shown in P ower up
sequence figure.

Other manuals for Nvidia JETSON TX2

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Nvidia JETSON TX2 and is the answer not in the manual?

Nvidia JETSON TX2 Specifications

General IconGeneral
Storage32 GB eMMC 5.1
Operating SystemLinux for Tegra
GPUNVIDIA Pascal architecture with 256 CUDA cores
Memory8 GB LPDDR4
Connectivity802.11ac WLAN, Bluetooth
Video Decode4K @ 60 fps (HEVC), 4K @ 60 fps (H.264)
Power7.5W | 15W
CameraUp to 6 cameras (CSI)
USBUSB 3.0
OthersCAN, UART, SPI, I2C, GPIOs
CPUDual Denver 2 64-Bit CPUs + Quad ARM A57 CPUs

Related product manuals