Profichip VPC3+C - 10.7.4 Timing in the Synchronous Motorola Mode

Operational Specifications 10
10.7.4 Timing in the Synchronous Motorola Mode
If the CPU is clocked by the VPC3+C, the output clock pulse (CLKOUT 2/4)
must be 4 times larger than the E_Clock. That is, a clock pulse signal must
be present at the CLK input that is at least 10 times larger than the desired
system clock pulse (E_Clock). The Divider-Pin must be connected to ‘0’
(divider 4). This results in an E_Clock of 3 MHz.
The request for a read access to the VPC3+C is derived from the rising
edge of the E_Clock (in addition: XCS = 0, R_W = 1). The request for a
write access is derived from the falling edge of the E_Clock (in addition:
XCS = 0, R_W = 0).
AB10..0
DB7..0
R_W
valid
lid
E_CLOCK
data va
XCS
35
40
37
39
32
38
33
31
36
chronous Motorola-M de, READ AS = 1) Figure 10-15: Syn o (
VPC3+C User Manual
Revision 1.03 89
Copyright © profichip GmbH 2004-2006