48
*IDN?
Read the tester identification string. Company =SLA.
*RST
Reset the tester to original power on configuration. Does not clear Enable register for Standard Summary
Status or Standard Event Registers. Does not clear the output queue. Does not clear the power-on-status-
clear flag.
*TST?
Performs a self test of the tester data memory. Returns 0 if it is successful or 1 if the test fails.
*CLS
Clears the Status Byte summary register and event registers. Does not clear the Enable registers.
*OPC
Sets the operation complete bit (bit 0) in the Standard Event register after a command is completed.
*OPC?
Returns an ASCII "1" after the command is executed.
*WAI
After the command is executed, it prevents the tester from executing any further query or commands until
the no-operation-pending flag is TRUE.
*PSC {1|0}
Sets the power-on status clear bit. When set to 1 the Standard Event Enable register and Status Byte Enable
registers will be cleared when power is turned ON. 0 setting indicates the Enable registers will be loaded
with Enable register masks from non-volatile memory at power ON.
*PSC?
Queries the power-on status clear setting. Returns 0 or 1.
*ESR?
Queries the Standard Event register. Returns the decimal value of the binary-weighted sum of bits.
*ESE <value>
Standard Event enable register controls which bits will be logically ORed together to generate the Event
Summary bit 5 (ESB) within the Status Byte.
*ESE?
Queries the Standard Event enable register. Returns the decimal value of the binary-weighted sum of bits.
To Next Page
Loading...
