EasyManua.ls Logo

Supermicro x10qbi - Page 93

Supermicro x10qbi
127 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 4: AMI BIOS
4-15
ODT Timing Mode
Use this feature to set the ODT (On-Die Termination) Timing mode for the
memory controller to enhance memory performance. The options are Aggres-
sive Timing and Conservative Timing.
MxB Rank Sharing Mapping
Use this feature to select the address-mapping setting for memory-rank sharing
to enhance extended multimedia platform performance. The options are Maxi-
mum Margin and Maximum Performance.
LRDIMM (Load-Reduction DIMM) Module Delay
When this item is set to Disabled, the MRC (Memory Regulator Controller) will
not use SPD bytes 90-95 for module delay on LRDIMM memory. The options
are Disabled and Auto.
Data Scrambling
Select Enabled to enable data scrambling to enhance system performance and
data integrity. The options are Disabled and Enabled.
VMSE Lockstep Mode
Select Enabled to support the VMSE Lockstep mode, which will support Lock
step mode for the Intel Scalable Memory Interconnect 2 (Intel SMI 2) controller.
The options are 1:1 Mode and 2:1 Mode.
HA (Hash Mode) Early Write Post Mode
Select Enable to support memory hash-method-comparison mode when the
system is running at the early stage of POST (Power-On-Self-Test). The options
are is Enable and Disabled and Enabled.
Command 2 Data Tuning
Select Enabled to ne-tune electrical command paths from the host system to
the memory-extension buffer (MXB). The options are Disabled and Enabled.
Closed Loop Thermal Throttling
Select Enabled to support Closed-Loop Thermal Throttling, which will improve
reliability and reduces CPU power consumption via automatic voltage control
while the CPU are in idle states. The options are Disabled and Enabled.
Memory Topology
This item displays the status of each DIMM module as detected by the BIOS.
Memory Buffer Controller

Table of Contents

Related product manuals