TDK-Lambda Genesys GEN 3300W - Read the Operational Condition Event Register; Read the Questionable Condition Condition Register

Syntax: STATus:OPERation:CONDition?
Example: STAT:OPER:COND?
Response: <nnn>, a number from 0 to 255
Example:
128 (local mode with the output off (because CV and CC both zero)
11.8.12. Set the Operational Condition Enable Register
When one or more bits in the Operational Condition Condition Register (see 11.8.11 above) are set, a bit
can be set in the Status Byte (*STB,see section 11.8.5). This is done by setting bits in the enable register.
Changing the value of the enable register has no affect on the value in the condition register.
Syntax:
STATus:OPERation:ENABle <nn>
Parameter: <nnn> is a number from 0 to 255. The bit assignments are the
same as the table above
Example:
STAT:OPER:ENAB 1 will cause bit 7 in the Status Byte to be set if
the supply goes into constant-voltage mode
Query:
STAT:OPER:ENAB? will return 1 in the example
11.8.13. Read the Operational Condition Event Register
This is a settings and modes event register, which means bits are set to “
1” when a condition occurs and
they are not cleared until the register value is read or the
*CLS command is sent. For the condition to be
latched as an event, the event bit must be enabled as described in section 11.8.12 above.
The bit assignments are the same as the Operational Condition Condition Register, described in section
11.8.11 ab ove.
Syntax:
STATus:OPERation[:EVENt]?
Example: STAT:OPER?
Response: <nnn>, a number from 0 to 255
Example:
2 (the supply went into constant current mode)
11.8.14. Read the Questionable Condition Condition Register
This register reports fault conditions which will cause the power supply output to turn off.
The faults include:
- User settable faults (enable, shut-down, over-voltage, fold-back, output off)
- Environmental faults (over-temperature, AC fail)
- Instrument summary fault bit (for RS-485 multi-drop chain, see section 12.4.10)
- Internal firmware faults (four faults)
This is a conditional register. The bits are set to “1” when the fault occurs and cleared when the fault is cleared.
The values are read-only. See the Genesys™ Technical Manual for more details on faults.
51