Tektronix 2430 - Page 37

3-3
Figure 3-1. 2430 simplified block diagram.
CH
1 1
CH 1 >--
~
DIG ITIZED
ATT ENUAT DRS I PEA K
CH
1-3
CC O
ANA LOG
AID
DATA BUS
CCD
CH 2 >--
PREAMPS DE TECTOR S OUTPUT
DAT A
CONVE RT ER
)
~
AND
<G>
AND
EXT
CCO ICLO CK
CH 2-1
ACQ UISITI ON
TR IG 1 >--
0
DR IVER S
CH 2-3
lATCH ES
CALIBRATOR
EXT f---
~
qy
CAL CLK
~
r-<
TR IG 2 >--
RES ET
ACQUI SIT ION
00
ME MOR Y AND
""
u
TIME BASE 0
LATCH
~~} n""~
_J
00
00
u
CONTRO L
CONTROllER
~ : CON TROL CLO CKS 0::
""
....
CLO CKS
u
PT AVA IL
00
w
0
TRIGGER
:::J
0
~: . T0 0019~
0:: l!l
00
n,
W
l!l
_J
AND
....
l!l
U
""
:::J
TIM E
ACQ
l!l 0::
u
TR IGGE R
....
0
0
....
0::
....
U
_J
LOCA TION
BA SE
w
....
_J
w
u
BITS TO
SYS TEM
CLO CK S
0 00
w
....
r---
n, u,
.... z
W D
0
CLO CKS
u,
x Z
D
U
N D
W
<
""
u
liP
I N
I
<
0
CLOC KS
\
j
u
u
w
t
r---
I
n,
U
00
00
TTL4 C t I
VH'I'll'l
00
:::J
:::J
~
:::J
m
m
TRIG GERS
m
00
<
AND CC O
REF 4/5
<
00
....
-
""
....
w
<
-c
0::
D
CL OC KS
u
D
D
0
0
:0::
HOR IZ+
_J
:0::
< 0::
TVTG
RAMP CO NT ROL
u
w
0
DISPLA Y
~
0::
....
:0:: u,
HORI Z-
SIGNAL S
00
w
w
OU TPUT
VID EO
TVRC
w
>-
....
>
....
00
00
<
VER T+
OP TION
z
>- ::a
19
:::J
00
-
(I'l5)
0
~
VER T-
,....-
u
<&
JITTER
0::
-
W
--
h
COR RECTION
....
RAMPS
....
<19
...,
VE RT
HOR IZ
00
_J
00
<
:::J
DIS PLA Y
z
m
IIAV EF ORM
l!l
-c
I~
STA RT
lSTOP
PRO CESSO R
/
AND
00
....
ATTRIBUT ES
<
_J
h~
0
0
0
MEMOR Y
0::
D
....
w
TRI G
DIstLA Y
~
z
0::
HOlOOF F
0
w
r--
u
u,
u,
AND
....
:::J ATHO
MEMOR Y
:::J
m
JITT ER
"-
COUNT ERS
CON TROL O ISPLA Y
OIS PLA Y ~
PROB E
SIG NAL S
ME MOR Y
ME MO RY 0
POII ER. >--
~
"
CON TR OL
ADDRE SS :c
OP TION
SIGNAL S
BUS c(
GtJ:---
00
DIS ON
DIS PLAY
Ci
SYS TEM
PLOXT\ ER4-
1/0
/
CONT RO llER
SYSTE M
~
I-
-, -,
ADDRE SSBU S
liaRD
I
I /
I'
TRIG .._
SYS TEM OAT A BUS
FOCUS
OUT
~
-
- -
IIARN ING
I
INT ENS ITY
voso
HMMIO
-
- -
TRIGGER >-
BELL
PROBE
kJ
SYS TEM
r-- } SELECT S A ND R Ill TO
HIGH
PRO CESSO R
~/<)0~~0
VOLTAGE
W
GP IB
0
ST AT US _
SUPPLY
0
I
LEO
0
SYSTEM OATA BU S
/
AND CRT
....
-c
IIDTTL
u
"-
'I
~
-
SY STEM ADDRE SSBU S
ANODE
seza, }
AU XIUAR Y
07 1
(
I
•
SIiIT CHE S
FRONT
ANALO G
~'
AND
PANE L
MUX SEL ECTS AND
CONTROL
=:
DIGITAL
FRO NT SY STEM
VOLlAGES TO
ACQU lSI TION
CRT
0
~
ACQUISITION
SHI FT CLOC KS
PA NEL
OAC
0~
CONTROL
CONTROL S
PROCE SSOR
REG ISTERS
=:
CONTRO L
0
~
0<19~
DATA TO
,,,,, ""'- }
FRON T
SWITCH ES
=:
0~
CONTROLS
PANE L
PO TS
<)
0
~
<G>~
0
=:
AND
0
19
SIiITCHE S
r-,
ACD
-,
SERIAL DA TA
Z-INT
TRI G GE R LEOS
TRIG 'D
-
ARM
-
=D=
lV P OWER
lV
r---} DC POWER
READY
-
SUPPLY
REGU LATORS f-- TO ALL
+
-
~ ~
r---. BLOCK
-
4917-24
Theory of Operation-2430 Service