Texas Instruments AM335x Sitara User Manual

GMII[x]_RXCLK
2
3
1
4
4
1
MDIO_CLK (Output)
MDIO_DATA (Output)
MDIO_CLK
2
3
1
4
4
AM3359, AM3358, AM3357, AM3356, AM3354, AM3352
SPRS717H –OCTOBER 2011–REVISED MAY 2015 www.ti.com
Figure 7-4. MDIO_CLK Timing
Table 7-8. Switching Characteristics for MDIO_DATA
(see Figure 7-5)
NO. PARAMETER MIN TYP MAX UNIT
1 t
d(MDC-MDIO)
Delay time, MDC high to MDIO valid 10 390 ns
Figure 7-5. MDIO_DATA Timing - Output Mode
7.6.1.2 EMAC and Switch MII Electrical Data and Timing
Table 7-9. Timing Requirements for GMII[x]_RXCLK - MII Mode
(see Figure 7-6)
10 Mbps 100 Mbps
NO. UNIT
MIN TYP MAX MIN TYP MAX
1 t
c(RX_CLK)
Cycle time, RX_CLK 399.96 400.04 39.996 40.004 ns
2 t
w(RX_CLKH)
Pulse duration, RX_CLK high 140 260 14 26 ns
3 t
w(RX_CLKL)
Pulse duration, RX_CLK low 140 260 14 26 ns
4 t
t(RX_CLK)
Transition time, RX_CLK 5 5 ns
Figure 7-6. GMII[x]_RXCLK Timing - MII Mode
120 Peripheral Information and Timings Copyright © 2011–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

Texas Instruments AM335x Sitara Specifications

General

Brand	Texas Instruments
Model	AM335x Sitara
Category	Processor
Language	English