Board Connectors
www.ti.com
36
SPRUI97D–May 2017–Revised September 2019
Submit Documentation Feedback
Copyright © 2017–2019, Texas Instruments Incorporated
AM571x Industrial Development Kit (IDK) Evaluation Module (EVM)
Hardware
Table 30. PCIe Connector – J52
Pin Pin Nmae Signal Name
B1 +12 V V12_0D
B2 +12 V V12_0D
B3 +12 V V12_0D
B4 Ground DGND
B5 SMCLK PCIE_SMB_CLK
B6 SMDAT PCIE_SMB_DATA
B7 Ground DGND
B8 +3.3V V3_3D
B9 TRST# PCIE_TRSTn
B10 +3.3V AUX V3_3AUX_PCIE
B11 WAKE# PCIE_WAKEn
B12 CLKREQ# No Connect
B13 Ground DGND
B14 HSOp(0) PCIECONN_PETp0
B15 HSOn(0) PCIECONN_PETn0
B16 Ground DGND
B17 PRSNT2# DGND
B18 Ground DGND
B19 HSOp(1) PCIECONN_PETp1
B20 HSOn(1) PCIECONN_PETn1
B21 Ground DGND
B22 Ground DGND
B23 HSOp(2) No Connect
B24 HSOn(2) No Connect
B25 Ground DGND
B26 Ground DGND
B27 HSOp(3) No Connect
B28 HSOn(3) No Connect
B29 Ground DGND
B30 Reserved No Connect
B31 PRSNT2# DGND
B32 Ground DGND
A1 PRSNT1# PCIE_CRDPRESENT
A2 +12 V V12_0D
A3 +12 V V12_0D
A4 Ground DGND
A5 TCK PD to DGND
A6 TDI PU to V3_3D
A7 TDO TP20
A8 TMS PU to V3_3D
A9 +3.3V V3_3D
A10 +3.3V V3_3D
A11 PERST# PCIE_PERSTn
A12 Ground DGND
A13 REFCLK+ PCIE_REFCLKP
A14 REFCLK- PCIE_REFCLKN
A15 Ground DGND
A16 HSIp(0) PCIE_PERp0
To Next Page
Loading...
Need help?
General
